- 您现在的位置：买卖IC网 > PDF目录80446 > MPC5554MZP132 (FREESCALE SEMICONDUCTOR INC) 32-BIT, FLASH, 132 MHz, MICROCONTROLLER, PBGA416 PDF资料下载
参数资料
| 型号： | MPC5554MZP132 |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, FLASH, 132 MHz, MICROCONTROLLER, PBGA416 |
| 封装： | 27 X 27 MM, 1 MM PITCH, PLASTIC, MS-034AAL-1, TEBGA-416 |
| 文件页数： | 2/54页 |
| 文件大小： | 841K |
| 代理商： | MPC5554MZP132 |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页
MPC5554 Microcontroller Data Sheet, Rev. 3.0
Electrical Characteristics
Freescale Semiconductor
10
3.7
Power-Up/Down Sequencing
Power sequencing between the 1.5 V power supply and VDDSYN or the RESET power supplies is required
if using an external 1.5 V power supply with VRC33 tied to ground (GND). To avoid power-sequencing,
VRC33 must be powered up within the specified operating range, even if the on-chip voltage regulator
controller is not used. Refer to Section 3.7.2, “Power-Up Sequence (VRC33 Grounded),” and
Power sequencing requires that VDD33 must reach a certain voltage where the values are read as ones
before the POR signal negates. Refer to Section 3.7.1, “Input Value of Pins During POR Dependent on
Although power sequencing is not required between VRC33 and VDDSYN during power up, VRC33 must
not lead VDDSYN by more than 600 mV or lag by more than 100 mV for the VRC stage turn-on to operate
within specification. Higher spikes in the emitter current of the pass transistor occur if VRC33 leads or lags
VDDSYN by more than these amounts. The value of that higher spike in current depends on the board power
supply circuitry and the amount of board level capacitance.
8
Voltage differential during power up such that:
VDD33 can lag VDDSYN or VDDEH6 before VDDSYN and VDDEH6 reach the
VPOR33 and VPOR5 minimums respectively.
VDD33_LAG
—1.0
V
9
Absolute value of slew rate on power supply pins
—
50
V/ms
10
Required gain at Tj:
IDD ÷ IVRCCTL (@ fsys = fMAX)
BETA11
70
—
– 40o C70
—
——
150o C
10511
500
—
1 The internal POR signals are V
POR15, VPOR33, and VPOR5. On power up, assert RESET before the internal POR negates.
RESET must remain asserted until the power supplies are within the operating conditions as specified in Table 9 DC Electrical
Specifications. On power down, assert RESET before any power supplies fall outside the operating conditions and until the
internal POR asserts.
2 V
3 Supply full operating current for the 1.5 V supply when the 3.3 V supply reaches this range.
4 It is possible to reach the current limit during ramp up—do not treat this event as short circuit current.
5 At peak current for device.
6 Requires compliance with Freescale’s recommended board requirements and transistor recommendations. Board signal
traces/routing from the VRCCTL package signal to the base of the external pass transistor and between the emitter of the pass
transistor to the VDD package signals must have a maximum of 100 nH inductance and minimal resistance
(less than 1
Ω). V
RCCTL must have a nominal 1 μF phase compensation capacitor to ground. VDD must have a 20 μF (nominal)
bulk capacitor (greater than 4
μF over all conditions, including lifetime). Place high-frequency bypass capacitors consisting of
eight 0.01
μF, two 0.1 μF, and one 1 μF capacitors around the package on the V
DD supply signals.
7 Only available on devices that support -55o C.
8 I
VRCCTL is measured at the following conditions: VDD = 1.35 V, VRC33 = 3.1 V, VVRCCTL = 2.2 V.
9 Refer to Table 1 for the maximum operating frequency.
10 Values are based on I
DD from high-use applications as explained in the IDD Electrical Specification.
11 BETA represents the worst-case external transistor. It is measured on a per-part basis and calculated as (I
DD ÷ IVRCCTL).
Table 6. VRC and POR Electrical Specifications (continued)
Spec
Characteristic
Symbol
Min.
Max.
Units
Because
of
an
order
from
the
United
States
International
Trade
Commission,
BGA-packaged
product
lines
and
part
numbers
indicated
here
currently
are
not
available
from
Freescale
for
import
or
sale
in
the
United
States
prior
to
September
2010:
MPC551x
and
MPC5533
products
in
208
MAPBGA
packages;
MPC5534
and
MPC5553
products
in
208
and
496
MAPBGA
packages;
MPC5554,
MPC5565,
MPC5566
and
MPC5567
products
in
496
MAPBGA
packages
相关PDF资料 |
PDF描述 |
|---|---|
| MC68HC16Z1CAG25 | 16-BIT, 25.17 MHz, MICROCONTROLLER, PQFP144 |
| M68LC302CAF20VCT | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| MC68L11D0FNE2 | 8-BIT, 2 MHz, MICROCONTROLLER, PQCC44 |
| MC908GR60AVFAR2 | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP48 |
| MC908GZ48VFAE | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC5554MZP132 TOY | 制造商:Freescale Semiconductor 功能描述: |
| MPC5554MZP132 | 制造商:Freescale Semiconductor 功能描述:IC 32BIT MCU C500 132MHZ BGA-416 |
| MPC5554MZP132R2 | 功能描述:32位微控制器 - MCU MPC5554 COPPERHEAD Qorivva RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT |
| MPC5554MZP80 | 功能描述:32位微控制器 - MCU MPC5554 COPPERHEAD Qorivva RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT |
| MPC5554MZP80R2 | 制造商:Freescale Semiconductor 功能描述:MPC5554 COPPERHEAD - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。