参数资料
型号: MPC5607BF0ACLU4R
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: 32-BIT, FLASH, 48 MHz, MICROCONTROLLER, PQFP176
封装: 24 X 24 MM, ROHS COMPLIANT, LQFP-176
文件页数: 43/110页
文件大小: 907K
代理商: MPC5607BF0ACLU4R
MPC5607B Microcontroller Data Sheet, Rev. 6
Electrical characteristics
Freescale Semiconductor
38
NOTE
RAM data retention is guaranteed with VDD_LV not below 1.08 V.
VDD_BV
4
SR Voltage on VDD_BV pin (regulator supply) with
respect to ground (VSS)
—4.5
5.5
V
Voltage drop2
3.0
5.5
Relative to VDD
3.0
VDD +0.1
VSS_ADC
SR Voltage on VSS_HV_ADC0, VSS_HV_ADC1
(ADC reference) pin with respect to ground (VSS)
—VSS 0.1 VSS +0.1
V
VDD_ADC
5
SR Voltage on VDD_HV_ADC0, VDD_HV_ADC1
(ADC reference) with respect to ground (VSS)
—4.5
5.5
V
Voltage drop2
3.0
5.5
Relative to VDD VDD 0.1 VDD +0.1
VIN
SR Voltage on any GPIO pin with respect to ground
(VSS)
—VSS 0.1
V
Relative to VDD
—VDD +0.1
IINJPAD
SR Injected input current on any pin during overload
condition
55
mA
IINJSUM
SR Absolute sum of all injected input currents during
overload condition
50
TVDD
SR VDD slope to ensure correct power up
6
0.25
V/s
TA C-Grade Part SR Ambient temperature under bias
fCPU < 64 MHz
7
40
85
°C
TJ C-Grade Part SR Junction temperature under bias
40
110
TA V-Grade Part SR Ambient temperature under bias
fCPU < 64 MHz
40
105
TJ V-Grade Part SR Junction temperature under bias
40
130
TA M-Grade Part SR Ambient temperature under bias
fCPU < 64 MHz
40
125
TJ M-Grade Part SR Junction temperature under bias
40
150
1 100 nF capacitance needs to be provided between each V
DD/VSS pair.
2 Full device operation is guaranteed by design when the voltage drops below 4.5 V down to 3.0 V. However, certain
analog electrical characteristics will not be guaranteed to stay within the stated limits.
3 330 nF capacitance needs to be provided between each V
DD_LV/VSS_LV supply pair.
4 470 nF capacitance needs to be provided between V
DD_BV and the nearest VSS_LV (higher value may be needed
depending on external regulator characteristics). While the supply voltage ramps up, the slope on VDD_BV should
be less than 0.9VDD_HV in order to ensure the device does not enter regulator bypass mode.
5 100 nF capacitance needs to be provided between V
DD_ADC/VSS_ADC pair.
6 Guaranteed by device validation. Please refer to Section 4.5.1, “External ballast resistor recommendations for
minimum VDD slope to be guaranteed to ensure correct power up in case of external resistor usage.
7 This frequency includes the 4% frequency modulation guardband.
Table 13. Recommended operating conditions (5.0 V) (continued)
Symbol
Parameter
Conditions
Value
Unit
Min
Max
相关PDF资料
PDF描述
MPC5607BF0ACLU6R 32-BIT, FLASH, 64 MHz, MICROCONTROLLER, PQFP176
MPC5607BF0BMMG6R 32-BIT, FLASH, 64 MHz, MICROCONTROLLER, PBGA208
MPC5607BF0ACMG4R 32-BIT, FLASH, 48 MHz, MICROCONTROLLER, PBGA208
MPC5607BF0AVLU4 32-BIT, FLASH, 48 MHz, MICROCONTROLLER, PQFP176
MPC5607BF0BCLU6 32-BIT, FLASH, 64 MHz, MICROCONTROLLER, PQFP176
相关代理商/技术参数
参数描述
MPC5607CECLLR 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller
MPC5607CECLQR 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller
MPC5607CECLUR 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller
MPC5607CEMLLR 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller
MPC5607CEMLQR 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller