- 您现在的位置：买卖IC网 > PDF目录4010 > MPC7410VS450NE (Freescale Semiconductor)IC MPU 32BIT 450MHZ 360-FCCLGA PDF资料下载
参数资料
| 型号： | MPC7410VS450NE |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 30/56页 |
| 文件大小： | 0K |
| 描述： | IC MPU 32BIT 450MHZ 360-FCCLGA |
| 标准包装： | 44 |
| 系列： | MPC74xx |
| 处理器类型： | 32-位 MPC74xx PowerPC |
| 速度： | 450MHz |
| 电压： | 1.5V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 360-CLGA，FCCLGA |
| 供应商设备封装： | 360-FCCLGA（25x25） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页当前第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页
MPC7410 RISC Microprocessor Hardware Specifications, Rev. 6.1
36
Freescale Semiconductor
System Design Information
MPC7410 core, and the phase adjustment range that the L2 DLL supports. Table 14 shows various example L2 clock
frequencies that can be obtained for a given set of core frequencies. The minimum L2 frequency target is 133 MHz.
Sample core-to-L2 frequencies for the MPC7410 is shown in Table 14. In this example, shaded cells represent
settings that, for a given core frequency, result in L2 frequencies that do not comply with the minimum and
maximum L2 frequencies listed in Table 10.
8.2 PLL and DLL Power Supply Filtering
The AVDD and L2AVDD power signals are provided on the MPC7410 to supply power to the PLL and DLL,
respectively. Both AVDD and L2AVDD can be supplied power from the VDD power plane. High frequency noise in
the 500 kHz to 10 MHz resonant frequency range of the PLL on the VDD power plane could affect the stability of
the internal clocks.
On systems that use the MPC7410 HCTE device, the AVDD and L2AVDD input signals should both implement the
circuit shown in Figure 21.
On systems that use the MPC7410 CBGA device, the L2AVDD input should implement the circuit shown in
When selecting which filter to use on the AVDD input of the MPC7410 CBGA device specifically, system designers
should refer to Erratum No. 18 in the MPC7410 RISC Microprocessor Chip Errata (MPC7410CE). The AVDD input
of the MPC7410 CBGA device is sensitive to system noise on both the VDD power plane, as described above, and
the OVDD power plane as described in the Erratum No. 18. With these AVDD sensitivities to OVDD and VDD noise,
care must be taken when selecting the filter circuit for the AVDD input of the MPC7410 CBGA device. Erratum
No. 18 does not apply to the AVDD input of the MPC7401 HCTE device, nor does it affect the L2AVDD input of
either the HCTE or the CBGA device.
As described in Erratum No. 18, when there is a high amount of noise on the OVDD power plane due to I/O switching
rates, it is possible for the OVDD noise to couple into the PLL supply voltage (AVDD) internal to the MPC7410
CBGA package. It is the recommendation of Freescale, that new designs using the MPC7410 CBGA package
provide the ability to implement either filter shown in Figure 21 and Figure 22 at the AVDD input. Existing designs
that implemented Figure 21 on AVDD may never experience the error described in Erratum No. 18. Both new and
Table 14. Sample Core-to-L2 Frequencies
Core Frequency
(MHz)
÷1
÷1.5
÷2
÷2.5
÷3
÷3.5
÷4
350
233
175
140
—
366
244
183
147
—
400
266
200
160
133
—
433
—
288
216
173
144
—
450
—
300
225
180
150
—
466
—
311
233
186
155
133
—
500
—
333
250
200
166
143
—
Note: The core and L2 frequencies are for reference only. Some examples may
represent core or L2 frequencies which are not useful, not supported, or not tested
for by the MPC7410; see Section 4.2.3, “L2 Clock AC Specifications,” for valid
L2CLK frequencies. The L2CR[L2SL] bit should be set for L2CLK frequencies less
than 150 MHz.
相关PDF资料 |
PDF描述 |
|---|---|
| IDT7007S15J | IC SRAM 256KBIT 15NS 68PLCC |
| MPC7410VS450LE | IC MPU 32BIT 450MHZ 360-FCCLGA |
| MPC7410VS400NE | IC MPU 32BIT 400MHZ 360-FCCLGA |
| MC7447AVS867NB | IC MPU RISC 867MHZ 360-FCCLGA |
| MC7447AVS600NB | IC MPU RISC 600MHZ 360-FCCLGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC7410VS500LE | 功能描述:微处理器 - MPU NITRO R1.4 105C PB FREE RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC7441 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications |
| MPC7445 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications |
| MPC7447 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications |
| MPC7447A | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:RISC Microprocessor Hardware Specifications |
发布紧急采购，3分钟左右您将得到回复。