- 您现在的位置：买卖IC网 > PDF目录4065 > MPC823VR75B2T (Freescale Semiconductor)IC MPU 32BIT 75MHZ 256-PBGA PDF资料下载
参数资料
| 型号： | MPC823VR75B2T |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 11/12页 |
| 文件大小： | 0K |
| 描述： | IC MPU 32BIT 75MHZ 256-PBGA |
| 标准包装： | 60 |
| 系列： | MPC8xx |
| 处理器类型： | 32-位 MPC8xx PowerQUICC |
| 速度： | 75MHz |
| 电压： | 1.8V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 256-BGA |
| 供应商设备封装： | 256-PBGA（23x23） |
| 包装： | 托盘 |
| 配用： | MPC823FADS-ND - KIT APPLICATION DEV 823 FAMILY |
8
MPC823 Mobile Computing Microprocessor
MOTOROLA
Embedded PowerPC Core
The PowerPC core complies with standard PowerPC architecture. It has a fully static design that
consists of an integer block, hardware multiplier/divider block and load/store block. The core
supports integer operations on a 32-bit internal data path and 32-bit arithmetic hardware. Its
interface to the internal and external buses is 32 bits. The core uses a two-instruction load/store
queue, four-instruction prefetch queue, and a six-instruction history buffer. It performs branch
folding and branch prediction with conditional prefetch, but without conditional execution. With
single bus cycles, the core can operate on 32-bit external operands and with critical-word-rst in
multiple bus cycles. The PowerPC integer block supports 32 x 32-bit xed-point general-purpose
registers and can execute one integer instruction per clock cycle.
The PowerPC core is integrated with the memory management units, an instruction cache, and a
data cache. The memory management units provide 8-entry, fully associative instruction and data
TLBs, with multiple page sizes of 4K (1K protection), 16K, 512K, and 8M. They support 16 virtual
address spaces and 16 protection groups. Special registers are available to support software
tablewalk and update.
The instruction cache is 2K, two-way, set-associative with physical addressing. It allows
single-cycle accesses on hit with no added latency for miss. It is four words per line and supports
burst line ll using an LRU replacement algorithm. The cache can be locked on a line basis for
application critical routines. The data cache is 1K, two-way, set-associative with physical
addressing. It allows single-cycle accesses on hit with one added clock latency for miss. It has four
words per line and supports burst line ll using an LRU replacement algorithm. The cache can be
locked on a line basis for application critical data and can be programmed to support copyback or
writethrough mode via the memory management unit. The cache-inhibit mode can be programmed
per MMU page. The PowerPC core, with its instruction and data caches, can deliver approximately
99MIPS at 75MHz (using Dhrystone 2.1) or 172K Dhrystones, based on the assumption that it is
issuing one instruction per cycle with a cache hit rate of 94%.
Communication Processor Module
The communication processor module contains features that allow the MPC823 microprocessor to
excel in imaging, personal communication, and low-power applications. These features are divided
into three categories:
DSP processing
Communication processing
Twelve serial DMA channels and two independent DMA channels
The MPC823 embedded DSP function allows the communication processor module to execute
imaging algorithms in parallel with the PowerPC core to achieve maximum performance with very
little power. The DSP can execute one 16x16 MAC on every clock cycle. It has preprogrammed
ltering functions like FIR, MOD, DEMOD, IIR, and downloadable imaging functions for JPEG
image compression and decompression. These functions are also used by modem and speech
recognition programs.
The robust communication features of the MPC823 are provided by the communication processor
module. These features include a RISC microcontroller with multiply accumulate hardware, two
serial communication controllers, two serial management controllers, one dedicated serial channel
for the universal serial bus, one inter-integrated circuit port, one serial peripheral interface, an 8K
dual-port RAM, interrupt controller, two time-slot assigners, and four independent baud rate
generators.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料 |
PDF描述 |
|---|---|
| AMC65DRES | CONN EDGECARD 130PS .100 EYELET |
| FMC35DRYS-S93 | CONN EDGECARD 70POS .100 DIP SLD |
| AMC49DRYS-S734 | CONN EDGECARD 98POS DIP .100 SLD |
| MC68EN302CAG20BT | IC MPU NETWORK 20MHZ 144-LQFP |
| HMC65DRAI | CONN EDGECARD 130PS R/A .100 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC823VR81B2T | 功能描述:微处理器 - MPU POWER QUICC RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC823ZQ66B2T | 功能描述:微处理器 - MPU PORTABLE SYSTEM MPU RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC823ZQ75B2T | 功能描述:微处理器 - MPU PORTABLE SYSTEM MPU RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC823ZQ81B2T | 功能描述:微处理器 - MPU PORTABLE SYSTEM MPU RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC8240 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Integrated Processor Hardware Specifications |
发布紧急采购，3分钟左右您将得到回复。