- 您现在的位置：买卖IC网 > PDF目录4065 > MPC8247VRTMFA (Freescale Semiconductor)IC MPU POWERQUICC II 516-PBGA PDF资料下载
参数资料
| 型号： | MPC8247VRTMFA |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 20/61页 |
| 文件大小： | 0K |
| 描述： | IC MPU POWERQUICC II 516-PBGA |
| 标准包装： | 40 |
| 系列： | MPC82xx |
| 处理器类型： | 32-位 MPC82xx PowerQUICC II |
| 速度： | 400MHz |
| 电压： | 1.5V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 516-BBGA |
| 供应商设备封装： | 516-FPBGA（27x27） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页
MPC8272 PowerQUICC II Family Hardware Specifications, Rev. 3
Freescale Semiconductor
27
Clock Configuration Modes
7
Clock Configuration Modes
As shown in this table, the clocking mode is set according to two sources:
PCI_CFG[0]— An input signal. Also defined as “PCI_HOST_EN.” See Chapter 6, “External
Signals,” and Chapter 9, “PCI Bridge,” in the SoC reference manual.
PCI_MODCK—Bit 27 in the Hard Reset Configuration Word. See Chapter 5, “Reset,” in the SoC
reference manual.
Within each mode, the configuration of bus, core, PCI, and CPM frequencies is determined by seven bits
during the power-on reset—three hardware configuration pins (MODCK[1–3]) and four bits from
hardware configuration word[28–31] (MODCK_H). Both the PLLs and the dividers are set according to
the selected clock operation mode as described in the following sections.
NOTE
Clock configurations change only after PORESET is asserted.
NOTE: Tval (Output Hold)
The minimum Tval = 2 ns when PCI_MODCK = 1, and the minimum
Tval = 1 ns when PCI_MODCK = 0. Therefore, designers should use clock
configurations that fit this condition to achieve PCI-compliant AC timing.
7.1
PCI Host Mode
These tables show configurations for PCI host mode. The frequency values listed are for the purpose of
illustration only. Users must select a mode and input bus frequency so that the resulting configuration does
not exceed the frequency rating of the user’s device. Note that in PCI host mode the input clock is the bus
clock.
Table 16. SoC Clocking Modes
Pins
Clocking Mode
PCI Clock Frequency Range (MHz)
Reference
PCI_CFG[0]1
1 PCI_HOST_EN
PCI_MODCK2
2 Determines PCI clock frequency range.
0
PCI host
50–66
0
1
25–50
1
0
PCI agent
50–66
1
25–50
相关PDF资料 |
PDF描述 |
|---|---|
| 15-38-8060 | CONN FFC FEMALE 6POS .100 TIN |
| 15-47-4040 | CONN FFC FEMALE 4POS .100 GOLD |
| IDT7024S17J8 | IC SRAM 64KBIT 17NS 84PLCC |
| IDT71V67603S166BQ | IC SRAM 9MBIT 166MHZ 165FBGA |
| IDT71T75802S200PFG8 | IC SRAM 18MBIT 200MHZ 100TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC8247ZQ | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:MPC8272 PowerQUICC II Family Hardware Specifications |
| MPC8247ZQB | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications |
| MPC8247ZQE | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications |
| MPC8247ZQI | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications |
| MPC8247ZQM | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications |
发布紧急采购，3分钟左右您将得到回复。