- 您现在的位置：买卖IC网 > PDF目录4042 > MPC8264AZUPJDB (Freescale Semiconductor)IC MPU POWERQUICC II 480-TBGA PDF资料下载
参数资料
| 型号： | MPC8264AZUPJDB |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 47/50页 |
| 文件大小： | 0K |
| 描述： | IC MPU POWERQUICC II 480-TBGA |
| 标准包装： | 21 |
| 系列： | MPC82xx |
| 处理器类型： | 32-位 MPC82xx PowerQUICC II |
| 速度： | 300MHz |
| 电压： | 2V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 480-LBGA |
| 供应商设备封装： | 408-TBGA（37.5x37.5） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页当前第47页第48页第49页第50页
MPC8260A PowerQUICC II Integrated Communications Processor Hardware Specifications, Rev. 2.0
6
Freescale Semiconductor
Features
- Coset removing (programmable by the user)
- Filtering idle/unassigned cells (programmable by the user)
- Performing HEC error detection and single bit error correction (programmable by user)
- Generating loss of cell delineation status/interrupt (LOC/LCD)
— Operates with FCC2 (UTOPIA 8)
— Provides serial loop back mode
— Cell echo mode is provided
— Supports both FCC transmit modes
– External rate mode—Idle cells are generated by the FCC (microcode) to control data rate.
– Internal rate mode (sub-rate)—FCC transfers only the data cells using the required data rate.
The TC layer generates idle/unassigned cells to maintain the line bit rate.
— Supports TC-layer and PMD-WIRE interface (according to the ATM-Forum af-phy-0063.000)
— Cell counters for performance monitoring
– 16-bit counters count
- HEC error cells
- HEC single bit error and corrected cells
- Idle/unassigned cells filtered
- Idle/unassigned cells transmitted
- Transmitted ATM cells
- Received ATM cells
– Maskable interrupt is sent to the host when a counter expires
— Overrun (Rx cell FIFO) and underrun (Tx cell FIFO) condition produces maskable interrupt
— May be operated at E1 and DS-1 rates. In addition, xDSL applications at bit rates up to 10 Mbps
are supported
PCI bridge (MPC8265 and MPC8266 only)
— PCI Specification Revision 2.2 compliant and supports frequencies up to 66 MHz
— On-chip arbitration
— Support for PCI to 60x memory and 60x memory to PCI streaming
— PCI Host Bridge or Periphera
l capabilities
— Includes 4 DMA channels for the following transfers:
– PCI-to-60x to 60x-to-PCI
– 60x-to-PCI to PCI-to-60x
– PCI-to-60x to PCI-to-60x
– 60x-to-PCI to 60x-to-PCI
— Includes all of the configuration registers (which are automatically loaded from the EPROM
and used to configure the MPC8265) required by the PCI standard as well as message and
doorbell registers
— Supports the I2O standard
相关PDF资料 |
PDF描述 |
|---|---|
| FMM44DSEF | CONN EDGECARD 88POS .156 EYELET |
| IDT70V9079L12PFI8 | IC SRAM 256KBIT 12NS 100TQFP |
| MPC8264AVVPJDB | IC MPU POWERQUICC II 480-TBGA |
| MPC8547EVTAQGB | MPU POWERQUICC III 783-PBGA |
| FMM44DRKF | CONN EDGECARD 88POS DIP .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC8264CVR | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:MPC826xA (HiP4) Family Hardware Specifications |
| MPC8264CZU | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:MPC826xA (HiP4) Family Hardware Specifications |
| MPC8264VR | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:MPC826xA (HiP4) Family Hardware Specifications |
| MPC8264ZU | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:MPC826xA (HiP4) Family Hardware Specifications |
| MPC8265 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:MPC826xA (HiP4) Family Hardware Specifications |
发布紧急采购，3分钟左右您将得到回复。