- 您现在的位置：买卖IC网 > PDF目录80365 > MPC8347ECZQALD (FREESCALE SEMICONDUCTOR INC) 32-BIT, 667 MHz, RISC PROCESSOR, PBGA620 PDF资料下载
参数资料
| 型号： | MPC8347ECZQALD |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 667 MHz, RISC PROCESSOR, PBGA620 |
| 封装： | 29 X 29 MM, 2.46 MM HEIGHT, 1 MM PITCH, PLASTIC, BGA-620 |
| 文件页数： | 9/102页 |
| 文件大小： | 1094K |
| 代理商： | MPC8347ECZQALD |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页
MPC8347E PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 11
14
Freescale Semiconductor
RESET Initialization
Table 10 lists the PLL and DLL lock times.
Input hold time for POR configuration signals with respect to
negation of HRESET
0—
ns
Time for the MPC8347E to turn off POR configuration signals
with respect to the assertion of HRESET
—4
ns
3
Time for the MPC8347E to turn on POR configuration signals
with respect to the negation of HRESET
1—
tPCI_SYNC_IN
1, 3
Notes:
1. tPCI_SYNC_IN is the clock period of the input clock applied to PCI_SYNC_IN. In PCI host mode, the primary clock is applied
to the CLKIN input, and PCI_SYNC_IN period depends on the value of CFG_CLKIN_DIV. See the
MPC8349E
PowerQUICC II Pro Integrated Host Processor Family Reference Manual.
2. tCLKIN is the clock period of the input clock applied to CLKIN. It is valid only in PCI host mode. See the MPC8349E
PowerQUICC II Pro Integrated Host Processor Family Reference Manual.
3. POR configuration signals consist of CFG_RESET_SOURCE[0:2] and CFG_CLKIN_DIV.
Table 10. PLL and DLL Lock Times
Parameter/Condition
Min
Max
Unit
Notes
PLL lock times
—
100
μs
DLL lock times
7680
122,880
csb_clk cycles
1, 2
Notes:
1. DLL lock times are a function of the ratio between the output clock and the coherency system bus clock (csb_clk). A 2:1 ratio
results in the minimum and an 8:1 ratio results in the maximum.
2. The csb_clk is determined by the CLKIN and system PLL ratio. See Section 19, “Clocking.”
Table 9. RESET Initialization Timing Specifications (continued)
Parameter/Condition
Min
Max
Unit
Notes
相关PDF资料 |
PDF描述 |
|---|---|
| MPC8360CVVALDGA | 32-BIT, 667 MHz, RISC PROCESSOR, PBGA740 |
| MPC8533EVTAQGB | 32-BIT, 1000 MHz, RISC PROCESSOR, PBGA783 |
| MPC8280CZQMX | 32-BIT, 266 MHz, RISC PROCESSOR, PBGA516 |
| MPC8280CZUBX | 32-BIT, 66 MHz, RISC PROCESSOR, PBGA480 |
| MPC5646CF0CLT8R | 32-BIT, FLASH, 80 MHz, MICROCONTROLLER, PQFP208 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC8347ECZQALDB | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:MPC8347EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications |
| MPC8347ECZQALFB | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:MPC8347EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications |
| MPC8347ECZUADDB | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:MPC8347EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications |
| MPC8347ECZUADFB | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:MPC8347EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications |
| MPC8347ECZUAGDB | 功能描述:微处理器 - MPU 8349 TBGA W/ ENCRYP RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
发布紧急采购，3分钟左右您将得到回复。