- 您现在的位置：买卖IC网 > PDF目录3969 > MPC8540VTAQFB (Freescale Semiconductor)IC MPU 32BIT 1.0GHZ 783-FCPBGA PDF资料下载
参数资料
| 型号： | MPC8540VTAQFB |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 23/24页 |
| 文件大小： | 0K |
| 描述： | IC MPU 32BIT 1.0GHZ 783-FCPBGA |
| 产品培训模块： | MPC8544E PowerQUICC™ III |
| 标准包装： | 36 |
| 系列： | MPC85xx |
| 处理器类型： | 32-位 MPC85xx PowerQUICC III |
| 速度： | 1.0GHz |
| 电压： | 1.3V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 784-BBGA，FCBGA |
| 供应商设备封装： | 783-FCPBGA（29x29） |
| 包装： | 托盘 |
| 配用： | MPC8540ADS-BGA-ND - BOARD APPLICATION DEV 8540 CWH-PPC-8540N-VE-ND - KIT EVAL SYSTEM MPC8540 |
MPC8540 PowerQUICC III Integrated Host Processor Product Brief, Rev. 0.1
8
Freescale Semiconductor
MPC8540 Architecture Overview
NOTE
The SPE APU and SPFP APU functionality will be implemented in the MPC8540,
the MPC8560 and in their derivatives (that is, in all PowerQUICC III devices).
However, these instructions will not be supported in devices subsequent to
PowerQUICC III. Freescale Semiconductor strongly recommends that use of these
instructions be confined to libraries and device drivers. Customer software that
uses SPE or SPFP APU instructions at the assembly level or that uses SPE
intrinsics will require rewriting for upward compatibility with next-generation
PowerQUICC devices.
Freescale offers a lib_moto_e500 library that uses SPE and SPFP APU
instructions. Freescale will also provide future libraries to support next generation
PowerQUICC devices.
L1 cache structure
— 32-Kbyte, 32-byte line, eight-way set-associative instruction cache
— 32-Kbyte, 32-byte line, eight-way set-associative data cache
— 1.5-cycle cache array access, 3-cycle load-to-use latency
— Pseudo-LRU replacement algorithm
— Copy-back data cache
Dual-dispatch superscalar
Precise exception handling
Seven-stage pipeline control
Instruction unit
— Twelve-entry instruction queue
— Full hardware detection of interlocks
— Dispatch up to two instructions per cycle
— Dispatch serialization control
— Register dependency resolution and renaming
Branch unit (BU)
— Dynamic branch prediction
— Two-entry branch instruction queue (BIQ)
— Executes all branch and CR logical instruction
Completion unit
— As many as 14 instructions allowed in 14-entry completion queue
— In-order retirement of up to two instructions per cycle
— Completion and refetch serialization control
— Synchronization for all instruction flow changes—interrupts and mispredicted branches
Two simple execution units that perform the following:
— Single-cycle add and subtract
— Single-cycle shift and rotate
— Single-cycle logical operations
— Supports integer signal processing operations
相关PDF资料 |
PDF描述 |
|---|---|
| IDT70V3319S133BC8 | IC SRAM 4MBIT 133MHZ 256BGA |
| MPC8540PXAQFB | IC MPU 32BIT 1.0GHZ 783-FCPBGA |
| IDT70V659S12BF8 | IC SRAM 4MBIT 12NS 208FBGA |
| IDT70V659S12BC8 | IC SRAM 4MBIT 12NS 256BGA |
| MPC8540PX833LB | IC MPU 32BIT 833MHZ 783-FCPBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC8540VTAQFC | 功能描述:微处理器 - MPU PQ 3 8540-DRACOM RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC8541CPXAJD | 功能描述:微处理器 - MPU PQ 37 LITE 8555 RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC8541CVTAJD | 功能描述:微处理器 - MPU PQ 37 LITE 8555 RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC8541E PXAJD | 制造商:FREESCALE-SEMI 功能描述: |
| MPC8541ECPXAJD | 功能描述:微处理器 - MPU PQ 37 LITE 8555E RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
发布紧急采购，3分钟左右您将得到回复。