- 您现在的位置：买卖IC网 > PDF目录4096 > MPC855TVR66D4 (Freescale Semiconductor)IC MPU POWERQUICC 66MHZ 357-PBGA PDF资料下载
参数资料
| 型号： | MPC855TVR66D4 |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 3/15页 |
| 文件大小： | 0K |
| 描述： | IC MPU POWERQUICC 66MHZ 357-PBGA |
| 标准包装： | 44 |
| 系列： | MPC8xx |
| 处理器类型： | 32-位 MPC8xx PowerQUICC |
| 速度： | 66MHz |
| 电压： | 3.3V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 357-BBGA |
| 供应商设备封装： | 357-PBGA（25x25） |
| 包装： | 托盘 |
MOTOROLA
MPC855T Communications Controller Technical Summary
11
Power Management
connection to higher-speed UTOPIA connections (e.g. 155 Mbps), an external FIFO will be required, and
the time-average of the bandwidth processed by the 855T must be less than 70 Mbps.
Serial-mode ATM can be performed over the SCC for a byte-aligned serial stream only. This means that an
indication of a byte boundary in the serial stream must be given to the 855T SCC. With frame-based
transmission (e.g. T1, E1, or ADSL), ATM cells are mapped into n-byte frames at byte boundaries, and a
frame-sync signal is always provided; thus signals in a frame-based format can be gluelessly connected to
the MPC855T via either of the TDM interfaces (TDMa or TDMb). Serial streams that have no indication of
byte boundaries can only be supported if external logic provides a byte-boundary sync.
The ATM pace control (APC) transmit scheduler is also implemented in microcode. However, a CPM timer
(Timer 4) is also dedicated to generate the clock which is counted by the APC. The speed of this timer
denes the granularity of the control of the APC.
The receive connection table can be implemented either in internal memory or external memory, or with a
combination. Internal memory can be used to support up to 32 connections. Additional connections can be
supported with external memory using address compression, with some loss of performance. It is possible
to use a combination of internal connections and external connections with address compression, enabling
the user to minimize performance loss by keeping the highest-trafc connections in internal memory.
Finally, features also exist to enable use of a content-addressable memory (CAM), to support a large number
of connections in external memory with no performance loss.
Buffer descriptors and buffers for the ATM virtual circuit connections (VCCs) can be contained in internal
or external memory, but will typically be contained in external memory. The ATM microcode uses bursting
DMA to maximize the performance of the ATM connections.
Support for expanded cells (up to 64 bytes) is also provided. While the standard size of cells on the ATM
network is 53 bytes, support for larger cells enables the user to tag additional information onto a cell. An
example use of this tag information is insertion of a card address when implementing ATM over a shared
backplane in an ATM switch.
1.4
Power Management
The MPC855T supports a wide range of power management features including full-on, doze, sleep, deep
sleep, and low-power stop. In full-on mode the MPC855T processor is fully powered with all internal units
operating at the full speed of the processor. A programmable clock divider allows the OS to reduce the
operational frequency of the processor. Doze mode disables core functional units other than the time base,
decrementer, PLL, memory controller, RTC, and places the CPM in low-power standby mode. Sleep mode
disables everything except the RTC and PIT, leaving the PLL active for quick wake-up. The deep sleep mode
disables the PLL for lower power but slower wake-up. Low-power stop disables all logic in the processor
except the minimum logic required to restart the device, providing the lowest power consumption but
requiring the longest wake-up time.
1.5
Glueless System Design
A fundamental design goal of the MPC8xx family is ease of interface to other system components. Figure
2 shows a system conguration that offers one EPROM, one Flash EPROM, and supports two DRAM
SIMMs. Depending on the capacitance on the system bus, external buffers may be required. From a logic
standpoint, however, a glueless system is maintained.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料 |
PDF描述 |
|---|---|
| IDT7143LA25PF8 | IC SRAM 32KBIT 25NS 100TQFP |
| IDT7133LA25PF8 | IC SRAM 32KBIT 25NS 100TQFP |
| IDT71V65603S150BQG | IC SRAM 9MBIT 150MHZ 165FBGA |
| IDT71V65603S133BQG | IC SRAM 9MBIT 133MHZ 165FBGA |
| IDT71V65603S100BQG | IC SRAM 9MBIT 100MHZ 165FBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC855TVR80D4 | 功能描述:微处理器 - MPU POWER QUICC-NO LEAD RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC855TZQ50D4 | 功能描述:微处理器 - MPU POWER QUICC RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC855TZQ50D4R2 | 功能描述:微处理器 - MPU POWER QUICC RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC855TZQ66D4 | 功能描述:微处理器 - MPU POWER QUICC RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC855TZQ80D4 | 功能描述:微处理器 - MPU POWER QUICC RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
发布紧急采购，3分钟左右您将得到回复。