参数资料
型号: MPC8569EVTAQLJA
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 微控制器/微处理器
英文描述: RISC PROCESSOR, PBGA783
封装: 29 X 29 MM, 1 MM PITCH, PLASTIC, BGA-783
文件页数: 107/126页
文件大小: 2847K
代理商: MPC8569EVTAQLJA
High-Speed SerDes Interfaces (HSSI)
MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 0
Freescale Semiconductor
81
— For external DC-coupled connection, as described in Section 2.9.2.2, “SerDes Reference Clock Receiver
Characteristics,the maximum average current requirements sets the requirement for average voltage (common
mode voltage) to be between 100 and 400 mV. The following figure shows the SerDes reference clock input
requirement for DC-coupled connection scheme.
Figure 40. Differential Reference Clock Input DC Requirements (External DC-Coupled)
— For external AC-coupled connection, there is no common mode voltage requirement for the clock driver. Since the
external AC-coupling capacitor blocks the DC level, the clock driver and the SerDes reference clock receiver
operate in different command mode voltages. The SerDes reference clock receiver in this connection scheme has
its common mode voltage set to SCOREGND. Each signal wire of the differential inputs is allowed to swing below
and above the command mode voltage (SCOREGND). The following figure shows the SerDes reference clock
input requirement for AC-coupled connection scheme.
Figure 41. Differential Reference Clock Input DC Requirements (External AC-Coupled)
Single-ended mode
— The reference clock can also be single-ended. The SD_REF_CLK input amplitude (single-ended swing) must be
between 400 and 800 mV peak-peak (from Vmin to Vmax) with SD_REF_CLK either left unconnected or tied to
ground.
— The SD_REF_CLK input average voltage must be between 200 and 400 mV. Figure 42 shows the SerDes
reference clock input requirement for single-ended signaling mode.
— To meet the input amplitude requirement, the reference clock inputs might need to be DC- or AC-coupled
externally. For the best noise performance, the reference of the clock could be DC- or AC-coupled into the unused
phase (SD_REF_CLK) through the same source impedance as the clock input (SD_REF_CLK) in use.
SD_REF_CLK
Vmax < 800 mV
Vmin > 0V
100 mV < Vcm < 400 mV
200 mV < Input Amplitude or Differential Peak < 800 mV
SD_REF_CLK
Vcm
200 mV < Input Amplitude or Differential Peak < 800 mV
Vmax
< Vcm + 400 mV
Vmin
> Vcm – 400 mV
相关PDF资料
PDF描述
MPC8569VTAQLJA RISC PROCESSOR, PBGA783
MPC8569ECVTANKGA RISC PROCESSOR, PBGA783
MPC8569EVTAQLJB RISC PROCESSOR, PBGA783
MPC8569ECVTAQLJ RISC PROCESSOR, PBGA783
MPC8572EVTARND 32-BIT, 1067 MHz, MICROPROCESSOR, PBGA1023
相关代理商/技术参数
参数描述
MPC8569EVTAQLJB 功能描述:数字信号处理器和控制器 - DSP, DSC 8569 1GHz rev2.1 RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
MPC8569EVTAUNLB 功能描述:数字信号处理器和控制器 - DSP, DSC 8569 1.33GHz rev2.1 RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
MPC8569VJAUNLB 制造商:Freescale Semiconductor 功能描述:IC MPU PWRQUICC 1333MHZ 783FCBGA
MPC8569VTANKGB 功能描述:数字信号处理器和控制器 - DSP, DSC 8569 ST 800/600/400 r2.1 RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
MPC8569VTAQLJB 功能描述:数字信号处理器和控制器 - DSP, DSC 8569 ST 1067/667/533 r2.1 RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT