- 您现在的位置：买卖IC网 > PDF目录53816 > MPC9229FA (MOTOROLA INC) 400 MHz, OTHER CLOCK GENERATOR, PQFP32 PDF资料下载
参数资料
| 型号： | MPC9229FA |
| 厂商： | MOTOROLA INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 400 MHz, OTHER CLOCK GENERATOR, PQFP32 |
| 封装： | LQFP-32 |
| 文件页数： | 1/9页 |
| 文件大小： | 131K |
| 代理商： | MPC9229FA |
4
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order Number: MPC9229/D
Rev 1, 03/2003
MOTOROLA ADVANCED CLOCK DRIVERS DEVICE DATA
399
400 MHz Low Voltage PECL
Clock Synthesizer
The MPC9229 is a 3.3V compatible, PLL based clock synthesizer tar-
geted for high performance clock generation in mid-range to high-perfor-
mance telecom, networking and computing applications. With output fre-
quencies from 25 MHz to 400 MHz and the support of differential PECL
output signals the device meets the needs of the most demanding clock
applications.
Features
25 MHz to 400 MHz synthesized clock output signal
Differential PECL output
LVCMOS compatible control inputs
On-chip crystal oscillator for reference frequency generation
3.3V power supply
Fully integrated PLL
Minimal frequency overshoot
Serial 3-wire programming interface
Parallel programming interface for power-up
32 lead LQFP and 28 PLCC packaging
SiGe Technology
Ambient temperature range 0°C to +70°C
Pin and function compatible to the MC12429
Functional Description
The internal crystal oscillator uses the external quartz crystal as the
basis of its frequency reference. The frequency of the internal crystal
oscillator is divided by 16 and then multiplied by the PLL. The VCO within
the PLL operates over a range of 800 to 1600 MHz. Its output is scaled by
a divider that is configured by either the serial or parallel interfaces. The
crystal oscillator frequency fXTAL, the PLL feedback-divider M and the
PLL post-divider N determine the output frequency.
The feedback path of the PLL is internal. The PLL adjusts the VCO
output frequency to be 4
M times the reference frequency by adjusting the
VCO control voltage. Note that for some values of M (either too high or
too low) the PLL will not achieve phase lock. The PLL will be stable if the
VCO frequency is within the specified VCO frequency range (800 to 1600
MHz). The M-value must be programmed by the serial or parallel inter-
face.
The PLL post-divider N is configured through either the serial or the parallel interfaces, and can provide one of four division
ratios (1, 2, 4, or 8). This divider extends performance of the part while providing a 50% duty cycle. The output driver is driven
differentially from the output divider, and is capable of driving a pair of transmission lines terminated 50
to VCC – 2.0V. The
positive supply voltage for the internal PLL is separated from the power supply for the core logic and output drivers to minimize
noise induced jitter.
The configuration logic has two sections: serial and parallel. The parallel interface uses the values at the M[8:0] and N[1:0]
inputs to configure the internal counters. It is recommended on system reset to hold the P_LOAD input LOW until power becomes
valid. On the LOW–to–HIGH transition of P_LOAD, the parallel inputs are captured. The parallel interface has priority over the
serial interface. Internal pullup resistors are provided on the M[8:0] and N[1:0] inputs prevent the LVCMOS compatible control
inputs from floating.
The serial interface centers on a fourteen bit shift register. The shift register shifts once per rising edge of the S_CLOCK input.
The serial input S_DATA must meet setup and hold timing as specified in the AC Characteristics section of this document. The
configuration latches will capture the value of the shift register on the HIGH–to–LOW edge of the S_LOAD input. See the
programming section for more information. The TEST output reflects various internal node values, and is controlled by the T[2:0]
bits in the serial data stream. In order to minimize the PLL jitter, it is recommended to avoid active signal on the TEST output.
FA SUFFIX
32 LEAD LQFP PACKAGE
CASE 873A
MPC9229
400 MHZ LOW VOLTAGE
CLOCK SYNTHESIZER
FN SUFFIX
28–LEAD PLCC PACKAGE
CASE 776
相关PDF资料 |
PDF描述 |
|---|---|
| MPC9229FAR2 | 400 MHz, OTHER CLOCK GENERATOR, PQFP32 |
| MPC9229FAR2 | 400 MHz, OTHER CLOCK GENERATOR, PQFP32 |
| MPC9229FAR2 | 400 MHz, OTHER CLOCK GENERATOR, PQFP32 |
| MPC9229FNR2 | 400 MHz, OTHER CLOCK GENERATOR, PQCC28 |
| MPC9229FN | 400 MHz, OTHER CLOCK GENERATOR, PQCC28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC9229FAR2 | 制造商:Integrated Device Technology Inc 功能描述:PLL Clock Synthesizer Single 32-Pin TQFP T/R |
| MPC9229FN | 功能描述:锁相环 - PLL 3.3V 400MHz Clock Generator RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray |
| MPC9229FNR2 | 制造商:Integrated Device Technology Inc 功能描述:PLL Clock Synthesizer Single 28-Pin PLCC T/R |
| MPC9230 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:800 MHz Low Voltage PECL Clock Synthesizer |
| MPC9230AC | 功能描述:时钟合成器/抖动清除器 FSL 800MHz LVPECL Freq. Synthesizer RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。