- 您现在的位置：买卖IC网 > PDF目录65817 > MPC9239FN (MOTOROLA INC) 900 MHz, OTHER CLOCK GENERATOR, PQCC28 PDF资料下载
参数资料
| 型号： | MPC9239FN |
| 厂商： | MOTOROLA INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 900 MHz, OTHER CLOCK GENERATOR, PQCC28 |
| 封装： | PLASTIC, LCC-28 |
| 文件页数： | 8/9页 |
| 文件大小： | 136K |
| 代理商： | MPC9239FN |
4
MPC9239
MOTOROLA ADVANCED CLOCK DRIVERS DEVICE DATA
424
Table 10. Test and Debug Configuration for TEST
T[2:0]
TEST output
T2
T1
T0
p
0
12-bit shift register outa
0
1
Logic 1
0
1
0
fXTAL ÷ 2
0
1
M-Counter out
1
0
FOUT
1
0
1
Logic 0
1
0
M-Counter out in PLL-bypass mode
1
FOUT
÷ 4
a.
Clocked out at the rate of S_CLOCK
Table 11. Debug Configuration for PLL bypassa
Output
Configuration
FOUT
S_CLOCK
÷ N
TEST
M-Counter outb
a.
T[2:0] = 110. AC specifications do not apply in PLL bypass
mode
b.
Clocked out at the rate of S_CLOCK
÷ (2N)
Figure 4. Serial Interface Timing Diagram
S_CLOCK
S_DATA
S_LOAD
M[6:0]
N[1:0]
P_LOAD
T2
T1
T0
N1
N0 M6 M5 M4 M3 M2 M1
M0
M, N
First
Bit
Last
Bit
Power Supply Filtering
The MPC9239 is a mixed analog/digital product. Its analog
circuitry is naturally susceptible to random noise, especially if
this noise is seen on the power supply pins. Random noise on
the VCC_PLL pin impacts the device characteristics. The
MPC9239 provides separate power supplies for the digital
circuitry (VCC) and the internal PLL (VCC_PLL) of the device.
The purpose of this design technique is to try and isolate the
high switching noise digital outputs from the relatively sensitive
internal analog phase–locked loop. In a controlled environment
such as an evaluation board, this level of isolation is sufficient.
However, in a digital system environment where it is more
difficult to minimize noise on the power supplies a second level
of isolation may be required. The simplest form of isolation is a
power supply filter on the VCC_PLL pin for the MPC9239.
Figure 5 illustrates a typical power supply filter scheme. The
MPC9239 is most susceptible to noise with spectral content in
the 1 kHz to 1 MHz range. Therefore, the filter should be
designed to target this range. The key parameter that needs to
be met in the final filter design is the DC voltage drop that will
be seen between the VCC supply and the MPC9239 pin of the
MPC9239. From the data sheet, the VCC_PLL current (the
current sourced through the VCC_PLL pin) is maximum 20 mA,
assuming that a minimum of 2.835 V must be maintained on the
VCC_PLL pin. The resistor shown in Figure 5 must have a
resistance of 10-15
to meet the voltage drop criteria. The RC
filter pictured will provide a broadband filter with approximately
100:1 attenuation for noise whose spectral content is above
20 kHz. As the noise frequency crosses the series resonant
point of an individual capacitor its overall impedance begins to
look inductive and thus increases with increasing frequency.
The parallel capacitor combination shown ensures that a low
impedance path to ground exists for frequencies well above the
bandwidth of the PLL. Generally, the resistor/capacitor filter will
be cheaper, easier to implement and provide an adequate level
of supply filtering. A higher level of attenuation can be achieved
by replacing the resistor with an appropriate valued inductor. A
1000
H choke will show a significant impedance at 10 kHz
frequencies and above. Because of the current draw and the
voltage that must be maintained on the VCC_PLL pin, a low DC
resistance inductor is required (less than 15
).
Figure 5. VCC_PLL Power Supply Filter
VCC_PLL
VCC
MPC9239
C1, C2 = 0.01...0.1 F
VCC
CF = 22 F
RF = 10-15
C2
C1
Layout Recommendations
The MPC9239 provides sub–nanosecond output edge rates
and thus a good power supply bypassing scheme is a must.
Figure 6 shows a representative board layout for the MPC9239.
There exists many different potential board layouts and the one
pictured is but one. The important aspect of the layout in Figure
相关PDF资料 |
PDF描述 |
|---|---|
| MPC9259FA | 900 MHz, OTHER CLOCK GENERATOR, PQFP32 |
| MPC926508SDR2 | 133.33 MHz, OTHER CLOCK GENERATOR, PDSO20 |
| MPC926508SDR2 | 133.33 MHz, OTHER CLOCK GENERATOR, PDSO20 |
| MPC950FAR2 | 180 MHz, PROC SPECIFIC CLOCK GENERATOR, PQFP32 |
| MPC992FA | 375 MHz, PROC SPECIFIC CLOCK GENERATOR, PQFP32 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC9239FNR2 | 功能描述:时钟合成器/抖动清除器 FSL 900MHz LVPECL Freq. Synthesizer RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| MPC92429 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:400 MHz Low Voltage PECL Clock Synthesizer |
| MPC92429AC | 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| MPC92429ACR2 | 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| MPC92429EI | 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。