- 您现在的位置：买卖IC网 > PDF目录65817 > MPC9259FA (INTEGRATED DEVICE TECHNOLOGY INC) 900 MHz, OTHER CLOCK GENERATOR, PQFP32 PDF资料下载
参数资料
| 型号： | MPC9259FA |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 900 MHz, OTHER CLOCK GENERATOR, PQFP32 |
| 封装： | LQFP-32 |
| 文件页数： | 4/10页 |
| 文件大小： | 493K |
| 代理商： | MPC9259FA |
MPC9259
TIMING SOLUTIONS
3
MOTOROLA
Table 1. Pin Configuration
Pin
I/O
Default
Type
Function
XTAL_IN,
XTAL_OUT
Analog
Crystal oscillator interface
FREF_EXT
Input
0
LVCMOS
Alternative PLL reference input
FOUT, FOUT
Output
LVDS
Differential clock output
TEST
Output
LVCMOS
Test and device diagnosis output
XTAL_SEL
Input
1
LVCMOS
PLL reference select input
PWR_DOWN
Input
0
LVCMOS
Configuration input for power down mode. Assertion (deassertion) of power down will
decrease (increase) the output frequency by a ratio of 16 in 4 discrete steps.
PWR_DOWN assertion (deassertion) is synchronous to the input reference clock.
S_LOAD
Input
0
LVCMOS
Serial configuration control input. This inputs controls the loading of the configuration
latches with the contents of the shift register. The latches will be transparent when this
signal is high, thus the data must be stable on the high-to-low transition.
P_LOAD
Input
1
LVCMOS
Parallel configuration control input. this input controls the loading of the configuration
latches with the content of the parallel inputs (M and N). The latches will be transparent
when this signal is low, thus the parallel data must be stable on the low-to-high transition
of P_LOAD. P_LOAD is state sensitive.
S_DATA
Input
0
LVCMOS
Serial configuration data input.
S_CLOCK
Input
0
LVCMOS
Serial configuration clock input.
M[0:6]
Input
1
LVCMOS
Parallel configuration for PLL feedback divider (M).
M is sampled on the low-to-high transition of P_LOAD.
N[1:0]
Input
1
LVCMOS
Parallel configuration for Post-PLL divider (N).
N is sampled on the low-to-high transition of P_LOAD
OE
Input
1
LVCMOS
Output enable (active high)
The output enable is synchronous to the output clock to eliminate the possibility of runt
pulses on the FOUT output. OE = L low stops FOUT in the logic low state (FOUT = L,
FOUT = H).
GND
Supply
Ground
Negative power supply (GND).
VCC
Supply
VCC
Positive power supply for I/O and core. All VCC pins must be connected to the positive
power supply for correct operation.
VCC_PLL
Supply
VCC
PLL positive power supply (analog power supply).
Table 2. Output frequency range and PLL Post-divider N
PWR_DOWN
N
VCO Output
f
diii
FOUT frequency range
1
0
frequency division
0
2
200 - 450 MHz
0
1
4
100 - 225 MHz
0
1
0
8
50 - 112.5 MHz
0
1
400 - 900 MHz
1
0
32
12.5 - 28.125 MHz
1
0
1
64
6.25 - 14.0625 MHz
1
0
128
3.125 - 7.03125 MHz
1
16
25 - 56.25 MHz
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
MPC9259
900 MHz Low Voltage LVDS Clock Symthesizer
NETCOM
IDT 900 MHz Low Voltage LVDS Clock Symthesizer
Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc
MPC9259
3
相关PDF资料 |
PDF描述 |
|---|---|
| MPC926508SDR2 | 133.33 MHz, OTHER CLOCK GENERATOR, PDSO20 |
| MPC926508SDR2 | 133.33 MHz, OTHER CLOCK GENERATOR, PDSO20 |
| MPC950FAR2 | 180 MHz, PROC SPECIFIC CLOCK GENERATOR, PQFP32 |
| MPC992FA | 375 MHz, PROC SPECIFIC CLOCK GENERATOR, PQFP32 |
| MPC992FA | 375 MHz, PROC SPECIFIC CLOCK GENERATOR, PQFP32 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC926508SD | 功能描述:IC NETWORKING CLK SOURCE 20-SSOP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
| MPC930 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:LOW VOLTAGE PLL CLOCK DRIVER |
| MPC930A43 F44A WAF | 制造商:Motorola Inc 功能描述: |
| MPC931 | 制造商:Motorola Inc 功能描述: |
| MPC9315 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:2.5V and 3.3V CMOS PLL Clock Generator and Driver |
发布紧急采购，3分钟左右您将得到回复。