参数资料
型号: MPC9456FA
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 时钟及定时
英文描述: 9456 SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
封装: 7 X 7 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, MS-026BBA, LQFP-32
文件页数: 9/12页
文件大小: 312K
代理商: MPC9456FA
Advanced Clock Drivers Devices
6
Freescale Semiconductor
MPC9456
Table 9. AC Characteristics (VCC = VCCA = VCCB = VCCC = 2.5 V ± 5%, TA = –40 to +85°C)(1)
1. AC characteristics apply for parallel output termination of 50
to VTT.
Symbol
Characteristics
Min
Typ
Max
Unit
Condition
fref
Input Frequency
0
250(2)
2. The MPC9456 is functional up to an input and output clock frequency of 350 MHz and is characterized up to 250 MHz.
MHz
fMAX
Maximum Output Frequency
÷1 output
÷2 output
0
250(2)
125
MHz
FSELx = 0
FSELx = 1
VPP
Peak-to-Peak Input Voltage
PCLK
500
1000
mV
LVPECL
VCMR(3)
3. VCMR (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the VCMR range
and the input swing lies within the VPP (AC) specification.
Common Mode Range
PCLK
1.1
VCC–0.7
V
LVPECL
tP, REF
Reference Input Pulse Width
1.4
ns
tr, tf
PCLK Input Rise/Fall Time
1.0(4)
4. Violation of the 1.0 ns maximum input rise and fall time limit will affect the device propagation delay, device-to-device skew, reference input
pulse width, output duty cycle and maximum frequency specifications.
ns
0.7 to 1.7 V
tPLH
tPHL
Propagation Delay
PCLK to any Q
2.6
5.6
5.5
ns
tPLZ, HZ
Output Disable Time
10
ns
tPZL, LZ
Output Enable Time
10
ns
tsk(O)
Output-to-Output Skew
Within one bank
Any output bank, same output divider
Any output, Any output divider
150
200
350
ps
tsk(PP)
Device-to-Device Skew
3.0
ns
tSK(P)
DCQ
Output Pulse Skew(5)
Output Duty Cycle
÷1 or ÷2 output
5. Output pulse skew tSK(P) is the absolute difference of the propagation delay times: | tPLH – tPHL |. Output duty cycle is frequency
dependent: DCQ = (0.5 ± tSK(P) fOUT). For example at fOUT = 125 MHz the output duty cycle limit is 50% ± 2.5%.
45
50
200
55
ps
%DCREF = 50%
tr, tf
Output Rise/Fall Time
0.1
1.0
ns
0.6 to 1.8 V
Table 10. AC Characteristics (VCC = 3.3 V ± 5%, VCCA = VCCB = VCCC = 2.5 V ± 5% or 3.3 V ± 5%, TA = –40 to +85°C)(1), (2)
1. AC characteristics apply for parallel output termination of 50
to VTT.
2. For all other AC specifications, refer to 2.5 V or 3.3 V tables according to the supply voltage of the output bank.
Symbol
Characteristics
Min
Typ
Max
Unit
Condition
tsk(O)
Output-to-Output Skew
Within one bank
Any output bank, same output divider
Any output, Any output divider
150
250
350
ps
tsk(PP)
Device-to-Device Skew
2.5
ns
tPLH,HL
Propagation Delay
PCLK to any Q
See 3.3 V Table
tSK(P)
DCQ
Output Pulse Skew(3)
Output Duty Cycle
÷1 or ÷2 output
3. Output pulse skew tSK(P) is the absolute difference of the propagation delay times: | tPLH – tPHL |. Output duty cycle is frequency
dependent: DCQ = (0.5 ± tSK(P) fOUT).
45
50
250
55
ps
%DCREF = 50%
相关PDF资料
PDF描述
MPC946FA 946 SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
MPC947FA 947 SERIES, LOW SKEW CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
MPC948FAR2 LVPECL/LVCMOS/LVTTL SERIES, LOW SKEW CLOCK DRIVER, 12 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
MPC948FAR2 948 SERIES, LOW SKEW CLOCK DRIVER, 12 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
MPC948LFA 948 SERIES, LOW SKEW CLOCK DRIVER, 12 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
相关代理商/技术参数
参数描述
MPC946 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:LOW VOLTAGE 1:10 CMOS CLOCK DRIVER
MPC947 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:LOW VOLTAGE 1:9 CLOCK DISTRIBUTION CHIP
MPC947FA 制造商:Freescale Semiconductor 功能描述:
MPC948 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:LOW VOLTAGE 1:12 CLOCK DISTRIBUTION CHIP
MPC948FA 制造商:Motorola Inc 功能描述:TWELVE DISTRIBUTED-OUTPUT CLOCK DRIVER, 32 Pin, Plastic, QFP