- 您现在的位置：买卖IC网 > PDF目录67998 > MPC9772FAR2 (FREESCALE SEMICONDUCTOR INC) 240 MHz, OTHER CLOCK GENERATOR, PQFP52 PDF资料下载
参数资料
| 型号： | MPC9772FAR2 |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 240 MHz, OTHER CLOCK GENERATOR, PQFP52 |
| 封装： | LQFP-52 |
| 文件页数： | 1/16页 |
| 文件大小： | 238K |
| 代理商： | MPC9772FAR2 |
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order number: MPC9772
Rev 3, 05/2004
Motorola, Inc. 2004
3.3V 1:12 LVCMOS PLL Clock
Generator
The MPC9772 is a 3.3V compatible, 1:12 PLL based clock generator
targeted for high performance low-skew clock distribution in mid-range to
high-performance networking, computing and telecom applications. With
output frequencies up to 240 MHz and output skews less than 250 ps the
device meets the needs of the most demanding clock applications.
Features
1:12 PLL based low-voltage clock generator
3.3V power supply
Internal power-on reset
Generates clock signals up to 240 MHz
Maximum output skew of 250 ps
On-chip crystal oscillator clock reference
Two LVCMOS PLL reference clock inputs
External PLL feedback supports zero-delay capability
Various feedback and output dividers (see application section)
Supports up to three individual generated output clock frequencies
Synchronous output clock stop circuitry for each individual output for
power down support
Drives up to 24 clock lines
Ambient temperature range –40
°C to +85°C
Pin and function compatible to the MPC972
Functional Description
The MPC9772 utilizes PLL technology to frequency lock its outputs onto an input reference clock. Normal operation of the
MPC9772 requires the connection of the PLL feedback output QFB to feedback input FB_IN to close the PLL feedback path. The
reference clock frequency and the divider for the feedback path determine the VCO frequency. Both must be selected to match the
VCO frequency range. The MPC9772 features an extensive level of frequency programmability between the 12 outputs as well as
the output to input relationships, for instance 1:1, 2:1, 3:1, 3:2, 4:1, 4:3, 5:1, 5:2, 5:3, 5:4, 5:6, 6:1, 8:1 and 8:3.
The QSYNC output will indicate when the coincident rising edges of the above relationships will occur. The selectability of the feed-
back frequency is independent of the output frequencies. This allows for very flexible programming of the input reference versus out-
put frequency relationship. The output frequencies can be either odd or even multiples of the input reference. In addition the output
frequency can be less than the input frequency for applications where a frequency needs to be reduced by a non-binary factor. The
MPC9772 also supports the 180
° phase shift of one of its output banks with respect to the other output banks. The QSYNC outputs
reflects the phase relationship between the QA and QC outputs and can be used for the generation of system baseline timing signals.
The REF_SEL pin selects the internal crystal oscillator or the LVCMOS compatible inputs as the reference clock signal. Two alter-
native LVCMOS compatible clock inputs are provided for clock redundancy support. The PLL_EN control selects the PLL bypass con-
figuration for test and diagnosis. In this configuration, the selected input reference clock is routed directly to the output dividers
bypassing the PLL. The PLL bypass is fully static and the minimum clock frequency specification and all other PLL characteristics do
not apply.
The outputs can be individually disabled (stopped in logic low state) by programming the serial CLOCK_STOP interface of the
MPC9772. The MPC9772 has an internal power-on reset.
The MPC9772 is fully 3.3V compatible and requires no external loop filter components. All inputs (except XTAL) accept LVCMOS
signals while the outputs provide LVCMOS compatible levels with the capability to drive terminated 50
transmission lines. For series
terminated transmission lines, each of the MPC9772 outputs can drive one or two traces giving the devices an effective fanout of 1:24.
The device is pin and function compatible to the MPC972 and is packaged in a 52-lead LQFP package.
MPC9772
FA SUFFIX
52 LEAD LQFP PACKAGE
CASE 848D
3.3V 1:12 LVCMOS
PLL CLOCK GENERATOR
相关PDF资料 |
PDF描述 |
|---|---|
| MPC9772AER2 | 240 MHz, OTHER CLOCK GENERATOR, PQFP52 |
| MPPM2PDA333B | 32-BIT, 333 MHz, MICROPROCESSOR, XMA |
| MPPM2PDA366B | 32-BIT, 366 MHz, MICROPROCESSOR, XMA |
| MPPM2PDA266B | 32-BIT, 266 MHz, MICROPROCESSOR, XMA |
| MPPM2PDA266A | 32-BIT, 266 MHz, MICROPROCESSOR, XMA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC9773 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:3.3 V 1:12 LVCMOS PLL Clock Generator |
| MPC9773AE | 功能描述:时钟发生器及支持产品 FSL 1-12 LVCMOS/LVPE CL to LVCMOS PLL Clo RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| MPC9773AER2 | 功能描述:时钟发生器及支持产品 FSL 1-12 LVCMOS/LVPE CL to LVCMOS PLL Clo RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| MPC9773FA | 功能描述:锁相环 - PLL 3.3V 240MHz Clock Generator RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray |
| MPC9773FAR2 | 制造商:Integrated Device Technology Inc 功能描述:PLL Clock Driver Single 52-Pin LQFP T/R 制造商:Integrated Device Technology Inc 功能描述:MPC9773FAR2 - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。