- 您现在的位置：买卖IC网 > PDF目录8992 > MPC99J93ACR2 (IDT, Integrated Device Technology Inc)IC PLL CLK DRIVER IDCS 32-LQFP PDF资料下载
参数资料
| 型号： | MPC99J93ACR2 |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 2/9页 |
| 文件大小： | 0K |
| 描述： | IC PLL CLK DRIVER IDCS 32-LQFP |
| 标准包装： | 2,000 |
| 类型： | PLL 时钟驱动器，动态时钟开关 |
| PLL： | 带旁路 |
| 输入： | LVPECL |
| 输出： | LVPECL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:5 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 180MHz |
| 除法器/乘法器： | 是/是 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-LQFP |
| 供应商设备封装： | 32-TQFP（7x7） |
| 包装： | 带卷 (TR) |
MPC99J93 REVISION 4 FEBRUARY 6, 2013
2
2013 Integrated Device Technology, Inc.
MPC99J93 Data Sheet
INTELLIGENT DYNAMIC CLOCK SWITCH (IDCS) PLL CLOCK DRIVER
Figure 2. 32-Lead Pinout (Top View)
Table 1. Pin Descriptions
Pin Name
I/O
Pin Definition
CLK0, CLK0
CLK1, CLK1
LVPECL Input
Differential PLL clock reference (CLK0 pulldown, CLK0 pullup)
Differential PLL clock reference (CLK1 pulldown, CLK1 pullup)
Ext_FB, Ext_FB
LVPECL Input
Differential PLL feedback clock (Ext_FB pulldown, Ext_FB pullup)
Qa0:1, Qa0:1
LVPECL Output
Differential 1x output pairs. Connect one QAx pair to Ext_FB.
Qb0:2, Qb0:2
LVPECL Output
Differential 2x output pairs
Inp0bad
LVCMOS Output
Indicates detection of a bad input reference clock 0 with respect to the feedback signal. The output
is active HIGH and will remain HIGH until the alarm reset is asserted
Inp1bad
LVCMOS Output
Indicates detection of a bad input reference clock 1 with respect to the feedback signal. The output
is active HIGH and will remain HIGH until the alarm reset is asserted
Clk_Selected
LVCMOS Output
‘0' if clock 0 is selected, ‘1' if clock 1 is selected
Alarm_Reset
LVCMOS Input
‘0' will reset the input bad flags and align Clk_Selected with Sel_Clk. The input is “one-shotted”
(50k
pullup)
Sel_Clk
LVCMOS Input
‘0' selects CLK0, ‘1' selects CLK1 (50k
pulldown)
Manual_Override
LVCMOS Input
‘1' disables internal clock switch circuitry (50k
pulldown)
PLL_En
LVCMOS Input
‘0' bypasses selected input reference around the phase-locked loop (50k
pullup)
MR
LVCMOS Input
‘0' resets the internal dividers forcing Q outputs LOW. Asynchronous to the clock (50k
pullup)
VCCA
Power Supply
PLL power supply
VCC
Power Supply
Digital power supply
GNDA
Power Supply
PLL ground
GND
Power Supply
Digital ground
Qa1
Qa0
VCC_PLL
Man_Override
VCC
Inp0bad
Inp1bad
Clk_Selected
GND
Ext_FB
V
CC
Qb0
Qb1
Qb2
V
CC
MR
Alarm_Res
et
CLK0
Sel_Clk
CLK1
GND
25
26
27
28
29
30
31
32
15
14
13
12
11
10
9
1
2
34
5
6
78
24
23
22
21
20
19
18
17
16
MPC99J93
PLL_EN
Ext_FB
GND
VCC
相关PDF资料 |
PDF描述 |
|---|---|
| SY100ELT22ZG | IC TRANSLATOR PECL TTL DFF 8SOIC |
| VE-J4R-MZ-F4 | CONVERTER MOD DC/DC 7.5V 25W |
| SY100ELT20VZG TR | IC TRANSLATOR PECL TTL DFF 8SOIC |
| VE-J4L-MZ-F3 | CONVERTER MOD DC/DC 28V 25W |
| SY100ELT22LZG | IC XLATOR TTL-DIFF PECL 8-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC99J93FA | 功能描述:IC CLOCK DRIVER LV 1:5 32-LQFP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:39 系列:- 类型:* PLL:带旁路 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 频率 - 最大:170MHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:* 封装/外壳:* 供应商设备封装:* 包装:* |
| MPCA06 | 制造商:Motorola Inc 功能描述: |
| MPCB-20.0-0-E563 | 制造商:TE Connectivity 功能描述:MPCB-20.0-0-E563 |
| MPCB-20.0-2 | 制造商:TE Connectivity 功能描述:MPCB-20.0-2 |
| MPCBL0001N04Q | 制造商:Intel 功能描述:KENNICOTT (NO FC, 2 X 2.0 GHZ) NO MEMORY OR HARD DRIVE, ROHS - Bulk |
发布紧急采购，3分钟左右您将得到回复。