- 您现在的位置：买卖IC网 > PDF目录80343 > MQ80C32-16SCR (ATMEL CORP) 8-BIT, 16 MHz, MICROCONTROLLER, CQFP44 PDF资料下载
参数资料
| 型号： | MQ80C32-16SCR |
| 厂商： | ATMEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, 16 MHz, MICROCONTROLLER, CQFP44 |
| 封装： | CERAMIC, QFP-44 |
| 文件页数： | 7/46页 |
| 文件大小： | 7004K |
| 代理商： | MQ80C32-16SCR |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页
139
7593L–AVR–09/12
AT90USB64/128
Note:
1. The CTCn and PWMn1:0 bit definition names are obsolete. Use the WGMn2:0 definitions. However, the functionality and
location of these bits are compatible with previous versions of the timer.
15.10.3
TCCR1B – Timer/Counter1 Control Register B
15.10.4
TCCR3B – Timer/Counter3 Control Register B
Bit 7 – ICNCn: Input Capture Noise Canceler
Setting this bit (to one) activates the Input Capture Noise Canceler. When the Noise Canceler is
activated, the input from the Input Capture Pin (ICPn) is filtered. The filter function requires four
successive equal valued samples of the ICPn pin for changing its output. The input capture is
therefore delayed by four Oscillator cycles when the noise canceler is enabled.
Bit 6 – ICESn: Input Capture Edge Select
This bit selects which edge on the Input Capture Pin (ICPn) that is used to trigger a capture
event. When the ICESn bit is written to zero, a falling (negative) edge is used as trigger, and
when the ICESn bit is written to one, a rising (positive) edge will trigger the capture.
When a capture is triggered according to the ICESn setting, the counter value is copied into the
Input Capture Register (ICRn). The event will also set the Input Capture Flag (ICFn), and this
can be used to cause an Input Capture Interrupt, if this interrupt is enabled.
When the ICRn is used as TOP value (see description of the WGMn3:0 bits located in the
TCCRnA and the TCCRnB Register), the ICPn is disconnected and consequently the input cap-
ture function is disabled.
Bit 5 – Reserved bit
This bit is reserved for future use. For ensuring compatibility with future devices, this bit must be
written to zero when TCCRnB is written.
Bit 4:3 – WGMn3:2: Waveform Generation mode
See TCCRnA Register description.
11
1
0
1
PWM, phase correct
OCRnA
TOP
BOTTOM
12
1
0
CTC
ICRn
Immediate
MAX
13
110
1
(Reserved)
–
14
1
0
Fast PWM
ICRn
TOP
15
1
Fast PWM
OCRnA
TOP
Table 15-4.
Waveform Generation mode bit description
(1). (Continued)
Mode
WGMn3
WGMn2
(CTCn)
WGMn1
(PWMn1)
WGMn0
(PWMn0)
Timer/Counter mode of
operation
TOP
Update of
OCRn
x at
TOVn flag
set on
Bit
7
65
4
3
21
0
ICNC1
ICES1
–
WGM13
WGM12
CS12
CS11
CS10
TCCR1B
Read/write
R/W
R
R/W
Initial value
0
Bit
7654
3
2
10
ICNC3
ICES3
–
WGM33
WGM32
CS32
CS31
CS30
TCCR3B
Read/write
R/W
R
R/W
Initial value
0000
0
00
相关PDF资料 |
PDF描述 |
|---|---|
| MQ80C52CXXX-20SBR | 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQFP44 |
| MD80C32E-30/883D | 8-BIT, 30 MHz, MICROCONTROLLER, CDIP40 |
| MQ80C32E-30SB | 8-BIT, 30 MHz, MICROCONTROLLER, CQFP44 |
| MQ80C52XXX-30SC | 8-BIT, MROM, 30 MHz, MICROCONTROLLER, CQFP44 |
| MR80C154-12P883 | 8-BIT, 12 MHz, MICROCONTROLLER, CQCC44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MQ82370-20 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MQ8238020 | 制造商:Intel 功能描述:CONTROLLER: OTHER |
| MQ82380-20 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MQ82380-20/R | 制造商:Rochester Electronics LLC 功能描述: |
| MQ82592 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。