参数资料
型号: MQ83C154DTXXX-16/883
厂商: ATMEL CORP
元件分类: 微控制器/微处理器
英文描述: 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQFP44
封装: CERAMIC, QFP-44
文件页数: 12/132页
文件大小: 10886K
代理商: MQ83C154DTXXX-16/883
182
ATmega8535(L)
2502K–AVR–10/06
By writing the TWEA bit to zero, the device can be virtually disconnected from the Two-
wire Serial Bus temporarily. Address recognition can then be resumed by writing the
TWEA bit to one again.
Bit 5 – TWSTA: TWI START Condition Bit
The application writes the TWSTA bit to one when it desires to become a Master on the
Two-wire Serial Bus. The TWI hardware checks if the bus is available, and generates a
START condition on the bus if it is free. However, if the bus is not free, the TWI waits
until a STOP condition is detected, and then generates a new START condition to claim
the bus Master status. TWSTA must be cleared by software when the START condition
has been transmitted.
Bit 4 – TWSTO: TWI STOP Condition Bit
Writing the TWSTO bit to one in Master mode will generate a STOP condition on the
Two-wire Serial Bus. When the STOP condition is executed on the bus, the TWSTO bit
is cleared automatically. In Slave mode, setting the TWSTO bit can be used to recover
from an error condition. This will not generate a STOP condition, but the TWI returns to
a well-defined unaddressed Slave mode and releases the SCL and SDA lines to a high
impedance state.
Bit 3 – TWWC: TWI Write Collision Flag
The TWWC bit is set when attempting to write to the TWI Data Register – TWDR when
TWINT is low. This flag is cleared by writing the TWDR Register when TWINT is high.
Bit 2 – TWEN: TWI Enable Bit
The TWEN bit enables TWI operation and activates the TWI interface. When TWEN is
written to one, the TWI takes control over the I/O pins connected to the SCL and SDA
pins, enabling the slew-rate limiters and spike filters. If this bit is written to zero, the TWI
is switched off and all TWI transmissions are terminated, regardless of any ongoing
operation.
Bit 1 – Res: Reserved Bit
This bit is a reserved bit and will always read as zero.
Bit 0 – TWIE: TWI Interrupt Enable
When this bit is written to one, and the I-bit in SREG is set, the TWI interrupt request will
be activated for as long as the TWINT flag is high.
相关PDF资料
PDF描述
MQ83C154DTXXX-16P883D 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQFP44
MD83C154DTXXX-20/883 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CDIP40
MR83C154DTXXX-20P883D 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQCC44
MR83C154DTXXX-20P883 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQCC44
MR83C154DTXXX-25P883R 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQCC44
相关代理商/技术参数
参数描述
MQ83C154-L16 制造商:TEMIC 制造商全称:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller
MQ83C154T-12 制造商:TEMIC 制造商全称:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller
MQ83C154T-16 制造商:TEMIC 制造商全称:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller
MQ83C154T-20 制造商:TEMIC 制造商全称:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller
MQ83C154T-25 制造商:TEMIC 制造商全称:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller