- 您现在的位置：买卖IC网 > PDF目录25640 > MR80C32-25SBR (TEMIC SEMICONDUCTORS) 8-BIT, 25 MHz, MICROCONTROLLER, CQCC44 PDF资料下载
参数资料
| 型号： | MR80C32-25SBR |
| 厂商： | TEMIC SEMICONDUCTORS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, 25 MHz, MICROCONTROLLER, CQCC44 |
| 文件页数： | 2/80页 |
| 文件大小： | 5152K |
| 代理商： | MR80C32-25SBR |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页
194
2466T–AVR–07/10
ATmega16(L)
Table 76. Status Codes for Slave Receiver Mode
Status Code
(TWSR)
Prescaler Bits
are 0
Status of the Two-wire Serial Bus
and
Two-wire
Serial
Interface
Hardware
Application Software Response
Next Action Taken by TWI Hardware
To/from TWDR
To TWCR
STA
STO
TWINT
TWEA
$60
Own SLA+W has been received;
ACK has been returned
No TWDR action or
No TWDR action
X
0
1
0
1
Data byte will be received and NOT ACK will be
returned
Data byte will be received and ACK will be returned
$68
Arbitration lost in SLA+R/W as
Master; own SLA+W has been
received; ACK has been returned
No TWDR action or
No TWDR action
X
0
1
0
1
Data byte will be received and NOT ACK will be
returned
Data byte will be received and ACK will be returned
$70
General call address has been
received; ACK has been returned
No TWDR action or
No TWDR action
X
0
1
0
1
Data byte will be received and NOT ACK will be
returned
Data byte will be received and ACK will be returned
$78
Arbitration lost in SLA+R/W as
Master; General call address has
been received; ACK has been
returned
No TWDR action or
No TWDR action
X
0
1
0
1
Data byte will be received and NOT ACK will be
returned
Data byte will be received and ACK will be returned
$80
Previously addressed with own
SLA+W; data has been received;
ACK has been returned
Read data byte or
Read data byte
X
0
1
0
1
Data byte will be received and NOT ACK will be
returned
Data byte will be received and ACK will be returned
$88
Previously addressed with own
SLA+W; data has been received;
NOT ACK has been returned
Read data byte or
Read data byte
0
1
0
1
0
1
0
1
Switched to the not addressed Slave mode;
no recognition of own SLA or GCA
Switched to the not addressed Slave mode;
own SLA will be recognized;
GCA will be recognized if TWGCE = “1”
Switched to the not addressed Slave mode;
no recognition of own SLA or GCA;
a START condition will be transmitted when the bus
becomes free
Switched to the not addressed Slave mode;
own SLA will be recognized;
GCA will be recognized if TWGCE = “1”;
a START condition will be transmitted when the bus
becomes free
$90
Previously addressed with
general call; data has been re-
ceived; ACK has been returned
Read data byte or
Read data byte
X
0
1
0
1
Data byte will be received and NOT ACK will be
returned
Data byte will be received and ACK will be returned
$98
Previously addressed with
general call; data has been
received; NOT ACK has been
returned
Read data byte or
Read data byte
0
1
0
1
0
1
0
1
Switched to the not addressed Slave mode;
no recognition of own SLA or GCA
Switched to the not addressed Slave mode;
own SLA will be recognized;
GCA will be recognized if TWGCE = “1”
Switched to the not addressed Slave mode;
no recognition of own SLA or GCA;
a START condition will be transmitted when the bus
becomes free
Switched to the not addressed Slave mode;
own SLA will be recognized;
GCA will be recognized if TWGCE = “1”;
a START condition will be transmitted when the bus
becomes free
$A0
A STOP condition or repeated
START condition has been
received while still addressed as
Slave
No action
0
1
0
1
0
1
0
1
Switched to the not addressed Slave mode;
no recognition of own SLA or GCA
Switched to the not addressed Slave mode;
own SLA will be recognized;
GCA will be recognized if TWGCE = “1”
Switched to the not addressed Slave mode;
no recognition of own SLA or GCA;
a START condition will be transmitted when the bus
becomes free
Switched to the not addressed Slave mode;
own SLA will be recognized;
GCA will be recognized if TWGCE = “1”;
a START condition will be transmitted when the bus
becomes free
相关PDF资料 |
PDF描述 |
|---|---|
| MQ80C52CXXX-30/883D | 8-BIT, MROM, 30 MHz, MICROCONTROLLER, CQFP44 |
| MQ80C32E-36/883D | 8-BIT, 36 MHz, MICROCONTROLLER, CQFP44 |
| MQ80C154-25/883 | 8-BIT, 25 MHz, MICROCONTROLLER, CQFP44 |
| MSP430F2003TRSAR | 16-BIT, FLASH, 16 MHz, RISC MICROCONTROLLER, PQCC16 |
| MSP430F2012IRSAR | 16-BIT, FLASH, 16 MHz, RISC MICROCONTROLLER, PQCC16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MR80C32-30 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| MR80C32-36 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| MR80C51BH | 制造商:ROCHESTER 制造商全称:ROCHESTER 功能描述:CMOS SINGLE - CHIP 8-BIT MICROCOMPUTER 64K program Memory Space |
| MR80C86 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:CMOS 16-Bit Microprocessor |
| MR80C86/B | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Harris Corporation 功能描述:Microprocessor, 16 Bit, 44 Pin, Ceramic, LCC |
发布紧急采购，3分钟左右您将得到回复。