- 您现在的位置：买卖IC网 > PDF目录132964 > MR83C154DTXXX-20P883D (ATMEL CORP) 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQCC44 PDF资料下载
参数资料
| 型号： | MR83C154DTXXX-20P883D |
| 厂商： | ATMEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQCC44 |
| 封装： | LCC-44 |
| 文件页数： | 10/198页 |
| 文件大小： | 4822K |
| 代理商： | MR83C154DTXXX-20P883D |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页第194页第195页第196页第197页第198页
107
8111C–MCU Wireless–09/09
AT86RF231
9.3
Frame Buffer
The AT86RF231 contains a 128 byte dual port SRAM. One port is connected to the SPI inter-
face, the other to the internal transmitter and receiver modules. For data communication, both
ports are independent and simultaneously accessible.
The Frame Buffer uses the address space 0x00 to 0x7F for RX and TX operation of the radio
transceiver and can keep one IEEE 802.15.4 RX or one TX frame of maximum length at a time.
Frame Buffer access modes are described in Section 6.6.2 “Register Description” on page 30.
Frame Buffer access conflicts are indicated by an under run interrupt IRQ_6 (TRX_UR). Note
that this interrupt also occurs on the attempt to write frames longer than 127 octets to the Frame
Buffer. In that case the content of the Frame Buffer cannot be guaranteed.
Frame Buffer access is only possible if the digital voltage regulator is turned on. This is valid in
all device states except in SLEEP state. An access in P_ON state is possible if pin 17 (CLKM)
provides the 1 MHz master clock.
9.3.1
Data Management
Data in Frame Buffer (received data or data to be transmitted) remains valid as long as:
No new frame or other data are written into the buffer over SPI
No new frame is received (in any BUSY_RX state)
No state change into SLEEP state is made
No RESET took place
By default there is no protection of the Frame Buffer against overwriting. Therefore, if a frame is
received during Frame Buffer read access of a previously received frame, interrupt IRQ_6
(TRX_UR) is issued and the stored data might be overwritten.
Even so, the old frame data can be read, if the SPI data rate is higher than the effective over air
data rate. For a data rate of 250 kb/s a minimum SPI clock rate of 1 MHz is recommended.
Finally the microcontroller should check the transferred frame data integrity by an FCS check.
To protect the Frame Buffer content against being overwritten by newly incoming frames the
radio transceiver state should be changed to PLL_ON state after reception. This can be
achieved by writing immediately the command PLL_ON to register bits TRX_CMD (register
0x02, TRX_STATE) after receiving the frame, indicated by IRQ_3 (TRX_END).
Alternatively Dynamic Frame Buffer Protection can be used to protect received frames against
overwriting, for details refer to Section 11.8 “Dynamic Frame Buffer Protection” on page 154.
Both procedures do not protect the Frame Buffer from overwriting by the microcontroller.
In Extended Operating Mode during TX_ARET operation, see Section 7.2.4 “TX_ARET_ON -
Transmit with Automatic Retry and CSMA-CA Retry” on page 64, the radio transceiver switches
to receive, if an acknowledgement of a previously transmitted frame was requested. During this
period received frames are evaluated, but not stored in the Frame Buffer. This allows the radio
transceiver to wait for an acknowledgement frame and retry the frame transmission without writ-
ing them again.
A radio transceiver state change, except a transition to SLEEP state or a reset, does not affect
the Frame Buffer contents. If the radio transceiver is forced into SLEEP, the Frame Buffer is
powered off and the stored data gets lost.
相关PDF资料 |
PDF描述 |
|---|---|
| MR83C154DTXXX-20P883 | 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQCC44 |
| MR83C154DTXXX-25P883R | 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQCC44 |
| MR83C154DTXXX-25P883 | 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQCC44 |
| MR83C154DTXXX-16/883 | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQCC44 |
| MQ83C154DTXXX-25P883D | 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQFP44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MR83C154-L16 | 制造商:TEMIC 制造商全称:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller |
| MR83C154T-12 | 制造商:TEMIC 制造商全称:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller |
| MR83C154T-16 | 制造商:TEMIC 制造商全称:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller |
| MR83C154T-20 | 制造商:TEMIC 制造商全称:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller |
| MR83C154T-25 | 制造商:TEMIC 制造商全称:TEMIC Semiconductors 功能描述:CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller |
发布紧急采购，3分钟左右您将得到回复。