- 您现在的位置：买卖IC网 > PDF目录45322 > MS80C31-20R (TEMIC SEMICONDUCTORS) 8-BIT, 20 MHz, MICROCONTROLLER, PQCC44 PDF资料下载
参数资料
| 型号： | MS80C31-20R |
| 厂商： | TEMIC SEMICONDUCTORS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, 20 MHz, MICROCONTROLLER, PQCC44 |
| 文件页数： | 2/170页 |
| 文件大小： | 4133K |
| 代理商： | MS80C31-20R |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页
10
ATtiny4/5/9/10 [DATASHEET]
8127F–AVR–02/2013
Figure 4-5.
Single Cycle ALU Operation
4.7
Reset and Interrupt Handling
The AVR provides several different interrupt sources. These interrupts and the separate Reset Vector each have a
separate Program Vector in the program memory space. All interrupts are assigned individual enable bits which
must be written logic one together with the Global Interrupt Enable bit in the Status Register in order to enable the
interrupt.
The lowest addresses in the program memory space are by default defined as the Reset and Interrupt Vectors.
The complete list of vectors is shown in “Interrupts” on page 35. The list also determines the priority levels of the
different interrupts. The lower the address the higher is the priority level. RESET has the highest priority, and next
is INT0 – the External Interrupt Request 0.
When an interrupt occurs, the Global Interrupt Enable I-bit is cleared and all interrupts are disabled. The user soft-
ware can write logic one to the I-bit to enable nested interrupts. All enabled interrupts can then interrupt the current
interrupt routine. The I-bit is automatically set when a Return from Interrupt instruction – RETI – is executed.
There are basically two types of interrupts. The first type is triggered by an event that sets the Interrupt Flag. For
these interrupts, the Program Counter is vectored to the actual Interrupt Vector in order to execute the interrupt
handling routine, and hardware clears the corresponding Interrupt Flag. Interrupt Flags can also be cleared by writ-
ing a logic one to the flag bit position(s) to be cleared. If an interrupt condition occurs while the corresponding
interrupt enable bit is cleared, the Interrupt Flag will be set and remembered until the interrupt is enabled, or the
flag is cleared by software. Similarly, if one or more interrupt conditions occur while the Global Interrupt Enable bit
is cleared, the corresponding Interrupt Flag(s) will be set and remembered until the Global Interrupt Enable bit is
set, and will then be executed by order of priority.
The second type of interrupts will trigger as long as the interrupt condition is present. These interrupts do not nec-
essarily have Interrupt Flags. If the interrupt condition disappears before the interrupt is enabled, the interrupt will
not be triggered.
When the AVR exits from an interrupt, it will always return to the main program and execute one more instruction
before any pending interrupt is served.
Note that the Status Register is not automatically stored when entering an interrupt routine, nor restored when
returning from an interrupt routine. This must be handled by software.
When using the CLI instruction to disable interrupts, the interrupts will be immediately disabled. No interrupt will be
executed after the CLI instruction, even if it occurs simultaneously with the CLI instruction.
Total Execution Time
Register Operands Fetch
ALU Operation Execute
Result Write Back
T1
T2
T3
T4
clk
CPU
相关PDF资料 |
PDF描述 |
|---|---|
| MV80C51T-16D | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44 |
| MP80C31-30D | 8-BIT, 30 MHz, MICROCONTROLLER, PDIP40 |
| MT80C31-25D | 8-BIT, 25 MHz, MICROCONTROLLER, PQFP44 |
| MS80C31-20D | 8-BIT, 20 MHz, MICROCONTROLLER, PQCC44 |
| MS80C51T-20D | 8-BIT, MROM, 20 MHz, MICROCONTROLLER, PQCC44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MS8100 | 制造商:MCC 制造商全称:Micro Commercial Components 功能描述:8 Amp Schottky Barrier Rectifier 20 to 100 Volts |
| MS8100.D | 制造商:Colibrys SA 功能描述:MEMS CAPACITIVE ACCELEROMETERS - Trays |
| MS8104160 | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:(262,214-word x 8-Bits) x 2 Dual FIFO |
| MS8104160A | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:Dual FIFO (262,214 Words 】 8 Bits) 】 2 |
| MS8104160A-XXTB | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:Dual FIFO (262,214 Words 】 8 Bits) 】 2 |
发布紧急采购，3分钟左右您将得到回复。