参数资料
型号: MS80C51C-30R
厂商: ATMEL CORP
元件分类: 微控制器/微处理器
英文描述: 8-BIT, MROM, 30 MHz, MICROCONTROLLER, PQCC44
封装: PLASTIC, LCC-44
文件页数: 11/132页
文件大小: 10886K
代理商: MS80C51C-30R
181
ATmega8535(L)
2502K–AVR–10/06
After the TWI has transmitted a START/REPEATED START condition.
After the TWI has transmitted SLA+R/W.
After the TWI has transmitted an address byte.
After the TWI has lost arbitration.
After the TWI has been addressed by own Slave address or general call.
After the TWI has received a data byte.
After a STOP or REPEATED START has been received while still addressed as a
Slave.
When a bus error has occurred due to an illegal START or STOP condition.
TWI Register Description
TWI Bit Rate Register – TWBR
Bits 7..0 – TWI Bit Rate Register
TWBR selects the division factor for the bit rate generator. The bit rate generator is a
frequency divider which generates the SCL clock frequency in the Master modes. See
TWI Control Register – TWCR
The TWCR is used to control the operation of the TWI. It is used to enable the TWI, to
initiate a master access by applying a START condition to the bus, to generate a
receiver acknowledge, to generate a stop condition, and to control halting of the bus
while the data to be written to the bus are written to the TWDR. It also indicates a write
collision if data is attempted written to TWDR while the register is inaccessible.
Bit 7 – TWINT: TWI Interrupt Flag
This bit is set by hardware when the TWI has finished its current job and expects appli-
cation software response. If the I-bit in SREG and TWIE in TWCR are set, the MCU will
jump to the TWI Interrupt Vector. While the TWINT Flag is set, the SCL low period is
stretched. The TWINT Flag must be cleared by software by writing a logic one to it. Note
that this flag is not automatically cleared by hardware when executing the interrupt rou-
tine. Also note that clearing this flag starts the operation of the TWI, so all accesses to
the TWI Address Register (TWAR), TWI Status Register (TWSR), and TWI Data Regis-
ter (TWDR) must be complete before clearing this flag.
Bit 6 – TWEA: TWI Enable Acknowledge Bit
The TWEA bit controls the generation of the acknowledge pulse. If the TWEA bit is writ-
ten to one, the ACK pulse is generated on the TWI bus if the following conditions are
met:
1.
The device’s own slave address has been received.
2.
A general call has been received, while the TWGCE bit in the TWAR is set.
3.
A data byte has been received in Master Receiver or Slave Receiver mode.
Bit
7654
321
0
TWBR7
TWBR6
TWBR5
TWBR4
TWBR3
TWBR2
TWBR1
TWBR0
TWBR
Read/Write
R/W
Initial Value
0000
000
0
Bit
7654
321
0
TWINT
TWEA
TWSTA
TWSTO
TWWC
TWEN
TWIE
TWCR
Read/Write
R/W
R
R/W
R
R/W
Initial Value
0000
000
0
相关PDF资料
PDF描述
MQ80C52EXXX-16P883R 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQFP44
MC80C32-30SCD 8-BIT, 30 MHz, MICROCONTROLLER, CDIP40
MQ83C154CXXX-L16P883 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQFP44
MD83C154CXXX-20/883D 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CDIP40
MQ83C154TXXX-36P883 8-BIT, MROM, 36 MHz, MICROCONTROLLER, CQFP44
相关代理商/技术参数
参数描述
MS8100 制造商:MCC 制造商全称:Micro Commercial Components 功能描述:8 Amp Schottky Barrier Rectifier 20 to 100 Volts
MS8100.D 制造商:Colibrys SA 功能描述:MEMS CAPACITIVE ACCELEROMETERS - Trays
MS8104160 制造商:OKI 制造商全称:OKI electronic componets 功能描述:(262,214-word x 8-Bits) x 2 Dual FIFO
MS8104160A 制造商:OKI 制造商全称:OKI electronic componets 功能描述:Dual FIFO (262,214 Words 】 8 Bits) 】 2
MS8104160A-XXTB 制造商:OKI 制造商全称:OKI electronic componets 功能描述:Dual FIFO (262,214 Words 】 8 Bits) 】 2