- 您现在的位置：买卖IC网 > PDF目录80410 > MSC8122TMP6400 (FREESCALE SEMICONDUCTOR INC) 32-BIT, 400 MHz, OTHER DSP, PBGA431 PDF资料下载
参数资料
| 型号： | MSC8122TMP6400 |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 数字信号处理 |
| 英文描述： | 32-BIT, 400 MHz, OTHER DSP, PBGA431 |
| 封装： | FCBGA-431 |
| 文件页数： | 11/48页 |
| 文件大小： | 1158K |
| 代理商： | MSC8122TMP6400 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
Electrical Characteristics
MSC8122 Quad Digital Signal Processor Data Sheet, Rev. 16
Freescale Semiconductor
19
2.5.4
Reset Timing
The MSC8122 has several inputs to the reset logic:
Power-on reset (PORESET)
External hard reset (HRESET)
External soft reset (SRESET)
Software watchdog reset
Bus monitor reset
Host reset command through JTAG
All MSC8122 reset sources are fed into the reset controller, which takes different actions depending on the source of the reset.
The reset status register indicates the most recent sources to cause a reset. Table 10 describes the reset sources.
Table 9. System Clock Parameters
Characteristic
Min
Max
Unit
Phase jitter between BCLK and CLKIN
—
0.3
ns
CLKIN frequency
20
see Table 8
MHz
CLKIN slope
—3
ns
CLKIN period jitter1
—
150
ps
CLKIN jitter spectrum
150
—
KHz
PLL input clock (after predivider)
20
100
MHz
PLL output frequency (VCO output)
300 MHz core
400 MHz core
500 MHz core
800
1200
1600
2000
MHz
CLKOUT frequency jitter1
—
200
ps
CLKOUT phase jitter1 with CLKIN phase jitter of ±100 ps.
—
500
ps
Notes:
1.
Peak-to-peak.
2.
Not tested. Guaranteed by design.
Table 10. Reset Sources
Name
Direction
Description
Power-on reset
(PORESET)
Input
Initiates the power-on reset flow that resets the MSC8122 and configures various attributes of the
MSC8122. On PORESET, the entire MSC8122 device is reset. SPLL states is reset, HRESET and
SRESET are driven, the SC140 extended cores are reset, and system configuration is sampled. The
clock mode (MODCK bits), reset configuration mode, boot mode, Chip ID, and use of either a DSI 64
bits port or a System Bus 64 bits port are configured only when PORESET is asserted.
External hard
reset (HRESET)
Input/ Output
Initiates the hard reset flow that configures various attributes of the MSC8122. While HRESET is
asserted, SRESET is also asserted. HRESET is an open-drain pin. Upon hard reset, HRESET and
SRESET are driven, the SC140 extended cores are reset, and system configuration is sampled. The
most configurable features are reconfigured. These features are defined in the 32-bit hard reset
configuration word described in Hard Reset Configuration Word section of the Reset chapter in the
MSC8122 Reference Manual.
External soft reset
(SRESET)
Input/ Output
Initiates the soft reset flow. The MSC8122 detects an external assertion of SRESET only if it occurs
while the MSC8122 is not asserting reset. SRESET is an open-drain pin. Upon soft reset, SRESET is
driven, the SC140 extended cores are reset, and system configuration is maintained.
Software
watchdog reset
Internal
When the MSC8122 watchdog count reaches zero, a software watchdog reset is signalled. The
enabled software watchdog event then generates an internal hard reset sequence.
Bus monitor reset
Internal
When the MSC8122 bus monitor count reaches zero, a bus monitor hard reset is asserted. The
enabled bus monitor event then generates an internal hard reset sequence.
Host reset
command through
the TAP
Internal
When a host reset command is written through the Test Access Port (TAP), the TAP logic asserts the
soft reset signal and an internal soft reset sequence is generated.
相关PDF资料 |
PDF描述 |
|---|---|
| MPC8545CHXAQG | 32-BIT, 1000 MHz, MICROPROCESSOR, CBGA783 |
| MPC8545ECPXAQGA | 32-BIT, 1000 MHz, MICROPROCESSOR, PBGA783 |
| MPC8545ECVTANGB | 32-BIT, 800 MHz, MICROPROCESSOR, PBGA783 |
| MPC8547ECVTAQJB | 32-BIT, 1000 MHz, MICROPROCESSOR, PBGA783 |
| MPC8547VUAQGA | 32-BIT, 1000 MHz, MICROPROCESSOR, CBGA783 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MSC8122TMP6400V | 功能描述:DSP 16BIT 400MHZ MULTI 431FCPBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:StarCore 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| MSC8122TVT4800V | 功能描述:IC DSP QUAD 16B 300MHZ 431FCPBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:StarCore 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| MSC8122TVT6400 | 功能描述:DSP 16BIT 400MHZ MULTI 431FCPBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:StarCore 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| MSC8122TVT6400V | 功能描述:IC DSP QUAD 16B 400MHZ 431FCPBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:StarCore 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| MSC8122VT8000 | 功能描述:IC DSP QUAD 16B 500MHZ 431FCPBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:StarCore 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
发布紧急采购，3分钟左右您将得到回复。