- 您现在的位置：买卖IC网 > PDF目录365271 > MSM518221A-40ZS (OKI SEMICONDUCTOR CO., LTD.) 262,214-Word x 8-Bit Field Memory PDF资料下载
参数资料
| 型号： | MSM518221A-40ZS |
| 厂商： | OKI SEMICONDUCTOR CO., LTD. |
| 英文描述： | 262,214-Word x 8-Bit Field Memory |
| 中文描述： | 262214字× 8位字段记忆 |
| 文件页数： | 6/17页 |
| 文件大小： | 200K |
| 代理商： | MSM518221A-40ZS |
Semiconductor
MSM518221A
6/16
Read Operation
The read operation is controlled by three clocks, SRCK, RSTR, and RE. Read operation is
accomplished by cycling SRCK, and holding RE high after the read address pointer reset operation
or RSTR.
Each read operation, which begins after RSTR, must contain at least 80 active read cycles, i.e. SRCK
cycles while RE is high.
Read Reset : RSTR
The first positive transition of SRCK after RSTR becomes high resets the read address counters to
zero. RSTR setup and hold times are referenced to the rising edge of SRCK. Because the read reset
function is solely controlled by the SRCK rising edge after the high level of RSTR, the states of RE and
OE are ignored in the read reset cycle.
Before RSTR may be brought high again for a further reset operation, it must be low for at least two
SRCK cycles.
Data Out : D
OUT
0 - 7
Read Clock : SRCK
Data is shifted out of the data registers. It is triggered by the rising edge of SRCK when RE is high
during a read operation. The SRCK input increments the internal read address pointer when RE is
high.
The three-state output buffer provides direct TTL compatibility (no pullup resistor required). Data
out is the same polarity as data in. The output becomes valid after the access time interval t
AC
that
begins with the rising edge of SRCK. There are no output valid time restrictions on MSM518221A.
Read Enable : RE
The function of RE is to gate of the SRCK clock for incrementing the read pointer. When RE is high
before the rising edge of SRCK, the read pointer is incremented. When RE is low, the read pointer
is not incremented. RE setup times (t
RENS
and t
RDSS
) and RE hold times (t
RENH
and t
RDSH
) are
referenced to the rising edge of the SRCK clock.
Output Enable : OE
OE is used to enable/disable the outputs. OE high level enables the outputs. The internal read
address pointer is always incremented by cycling SRCK regardless of the OE level. Note that OE
setup and hold times are referenced to the rising edge of SRCK.
相关PDF资料 |
PDF描述 |
|---|---|
| MSM5188 | 16,384-WORD x 4-BIT SPEED STATIC CMOS RAM |
| MSM51C256-12 | 262,144 WORD X 1-BITS DYNAMIC RAM |
| MSM51C256-8 | 262,144 WORD X 1-BITS DYNAMIC RAM |
| MSM51C256RS | 262,144 WORD X 1-BITS DYNAMIC RAM |
| MSM51C256A | 262,144-WORD X 1-BIT DYNAMIC RAM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MSM518222 | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:262,214-Word x 8-Bit Field Memory |
| MSM518222-25JS | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:262,214-Word x 8-Bit Field Memory |
| MSM518222-25ZS | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:262,214-Word x 8-Bit Field Memory |
| MSM518222-30GS-K | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:262,214-Word x 8-Bit Field Memory |
| MSM518222-30JS | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:262,214-Word x 8-Bit Field Memory |
发布紧急采购，3分钟左右您将得到回复。