参数资料
型号: MSTM-S3-TR-19.44M
厂商: Connor-Winfield
文件页数: 10/16页
文件大小: 0K
描述: IC MOD TIMING 19.440MHZ STRAT 3
标准包装: 1
系列: MSTM-S3
类型: 定时模块,系统时钟
PLL:
主要目的: 以太网,Stratum
输入: 时钟
输出: 时钟
电路数: 1
比率 - 输入:输出: 2:2
差分 - 输入:输出: 无/无
频率 - 最大: 19.44MHz
电源电压: 4.75 V ~ 5.25 V
工作温度: 0°C ~ 50°C
安装类型: 通孔
封装/外壳: 18-DIP 模块
包装: 散装
其它名称: CW645
MSTM-S3-TR 19.44M
MSTM-S3-TR19.44M
Data Sheet #: TM027
Page 3 of 16
Rev: P05
Date: 12 / 02 / 02
Copyright 2001 The Connor-Winfield Corp.
All Rights Reserved Specifications subject to change without notice
NOTES:
1.0:
Stresses beyond those listed under Absolute Maximum Rating may cause damage
to the device. Operation beyond Recommended Conditions is not implied.
2.0:
Logic is 3.3V CMOS
3.0
GR-1244-CORE 3.2.1
Recommended Operating Conditions
Table 3
Symbol
Parameter
Minimum
Nominal
Maximum
Units
Notes
V
cc
Power supply voltage
4.75
5.00
5.25
Volts
V
TH
Reset threshold voltage
4.25
4.5
Volts
V
IH
High level input voltage - TTL
2.0
V
CC
Volts
V
IL
Low level input voltage - TTL
0
0.8
Volts
t
IN
Input signal transition - TTL
250
ns
C
IN
Input capacitance
15
pF
V
OH
High level output voltage,
2.4
5.25
Volts
2.0
I
OH = -4.0mA,
V
CC = min.
V
OL
Low level output voltage,
0.4
Volts
I
OL = 12.0 mA,
V
CC = min.
t
TRANS
Clock output transition time
4.0
ns
t
PULSE
8kHz input reference pulse
30
ns
width( positive or negative)
T
OP
Operating temperature
0
70
°C
Specifications
Table 4
Parameter
Specifications
Notes
Frequency Range (Sync_Out)
8 kHz to 77.76 MHz
Frequency Range (Opt_Out)
8 kHz to 77.76 MHz
Supply Current
250 mA typical, 400 mA during warm-up (Maximum)
Timing Reference Inputs
8 kHz - 19.44 MHz
3.0
Jitter, Wander and Phase Transient Tolerances
GR-1244-CORE 4.2-4.4, GR-253-CORE 5.4.4.3.6
Wander Generation
GR-1244-CORE 5.3, GR-253-CORE 5.4.4.3.2
Wander Transfer
GR-1244-CORE 5.4
Jitter Generation
GR-1244-CORE 5.5, GR-253-CORE 5.6.2.3
Jitter Transfer
GR-1244-CORE 5.5, GR-253-CORE 5.6.2.1
Phase Transients
GR-1244-CORE 5.6, GR-253-CORE 5.4.4.3.3
Free Run Accuracy
4.6 ppm over T
OP
Hold Over Stability
±0.37 ppm for initial 24 hrs
4.0
Inital Offset
±0.05 ppm
Temperature
±0.28 ppm
Drift
±0.04 ppm
Maximum Hold Over History
40 seconds
Pull-in/ Hold-in Range
±13.8 ppm minimum
5.0
Lock Time
30 seconds typical
DPLL Bandwidth
< 0.1 Hz
4.0:
Hold Over stability is the cumulative fractional frequency offset as described by
GR-1244-CORE, 5.2
5.0:
Pull-in Range is the maximum frequency deviation from nominal clock rate on the
reference inputs to the timing module that can be overcome to pull into synchronization
with the reference
相关PDF资料
PDF描述
MT5656RJ-92.R2 MODEM SERIAL DATA V.92 5V
MT5656SMI-IP-92-SP MODEM EMBEDDED SERIAL V.92 5V
MT9234SMI-P-HV-92-SP MODEM V.92 PAR DATA V.34 FAX 5V
MX7224KCWN+ IC DAC 8BIT CMOS PREC AMP 18SOIC
MX7225KN+ IC DAC 8BIT W/AMP 24-DIP
相关代理商/技术参数
参数描述
MSTM-S3-TR-1N016.384M 制造商:CONNOR-WINFIELD 制造商全称:Connor-Winfield Corporation 功能描述:Stratum 3 Timing Module
MSTM-S3-TR-1N019.44M 制造商:CONNOR-WINFIELD 制造商全称:Connor-Winfield Corporation 功能描述:Stratum 3 Timing Module
MSTM-S3-TR-1N02.048M 制造商:CONNOR-WINFIELD 制造商全称:Connor-Winfield Corporation 功能描述:Stratum 3 Timing Module
MSTM-S3-TR-1N032.768M 制造商:CONNOR-WINFIELD 制造商全称:Connor-Winfield Corporation 功能描述:Stratum 3 Timing Module
MSTM-S3-TR-1N038.88M 制造商:CONNOR-WINFIELD 制造商全称:Connor-Winfield Corporation 功能描述:Stratum 3 Timing Module