- 您现在的位置：买卖IC网 > PDF目录8432 > NC7WZ00K8X (Fairchild Semiconductor)IC GATE NAND UHS DUAL 2INPUT US8 PDF资料下载
参数资料
| 型号： | NC7WZ00K8X |
| 厂商： | Fairchild Semiconductor |
| 文件页数： | 7/9页 |
| 文件大小： | 0K |
| 描述： | IC GATE NAND UHS DUAL 2INPUT US8 |
| 产品变化通告： | Mold Compound Change 27/Aug/2008 |
| 标准包装： | 1 |
| 系列： | 7WZ |
| 逻辑类型： | 与非门 |
| 电路数： | 2 |
| 输入数： | 2 |
| 电源电压： | 1.65 V ~ 5.5 V |
| 电流 - 静态（最大值）： | 1µA |
| 输出电流高，低： | 32mA，32mA |
| 额定电压和最大 CL 时的最大传播延迟： | 3.6ns @ 5V，50pF |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 供应商设备封装： | US8 |
| 封装/外壳： | 8-VFSOP（0.091"，2.30mm 宽） |
| 包装： | 标准包装 |
| 产品目录页面： | 1224 (CN2011-ZH PDF) |
| 其它名称： | NC7WZ00K8XDKR |
2011 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FMS6404 Rev. 1.0.0
7
FMS6404
—
Precision
Compo
s
ite
Video
Output
with
Sound
T
rap
and
Group
Delay
Compensation
Applications Information
Layout Considerations
General layout and supply bypassing play a major role
in
high-frequency
performance
and
thermal
characteristics. Fairchild offers a four-layer board with
full power and ground planes board to guide layout and
aid device evaluation. Following this layout configuration
provides
optimum
performance
and
thermal
characteristics for the device. For best results, follow the
steps and recommended routing rules below.
Recommended Routing / Layout Rules
Do not run analog and digital signals in parallel.
Use separate analog and digital power planes to
supply power.
Traces must run on top of the ground plane.
No trace should run over ground/power splits.
Avoid routing at 90-degree angles.
Minimize clock and video data trace length
differences.
Include 10μF and 0.1μF ceramic power supply
bypass capacitors.
Place the 0.1μF capacitor within 2.54mm (0.1in)
of the device power pin.
Place the 10μF capacitor within 19.05mm (0.75in)
of the device power pin.
For multi-layer boards, use a large ground plane to
help dissipate heat.
For two-layer boards, use a ground plane that
extends beyond the device body at least 12.7mm
(0.5in) on all sides. Include a metal paddle under
the device on the top layer.
Minimize all trace lengths to reduce series
inductance.
Output Considerations
The outputs are DC offset from the input by 150mV;
therefore, VOUT = 2 VIN DC + 150mV. This offset is
required for optimal performance from the output driver
and is held at the minimum value to decrease the
standing DC current into the load. Since the FMS6404
has a 2 x (6dB) gain, the output is typically connected
via a 75-series back-matching resistor, followed by the
75 video cable. Due to the inherent divide-by-two of
this configuration, the blanking level at the load of the
video signal is always less than 1V. When AC-coupling
the output, ensure that the coupling capacitor passes
the lowest frequency content in the video signal and that
line time distortion (video tilt) is kept as low as possible.
The selection of the coupling capacitor is a function of
the subsequent circuit input impedance and the leakage
current of the input being driven. To obtain the highest
quality output video signal, the series termination
resistor must be placed as close to the device output pin
as
possible.
This
greatly
reduces
the
parasitic
capacitance and inductance effect on the output driver.
The distance from the device pin to the series termination
resistor should be no greater than 2.54mm (0.1in).
Figure 14. Termination Resistor Placement
Thermal Considerations
Since the interior of most systems, such as set-top
boxes,
TVs,
and
DVD
players;
is
at
+70C;
consideration must be given to providing an adequate
heat sink for the device package for maximum heat
dissipation. When designing a system board, determine
how much power each device dissipates. Ensure that
devices of high power are not placed in the same
location, such as directly above (top plane) or below
(bottom plane) each other on the PCB.
PCB Thermal Layout Considerations
Understand the system power requirements and
environmental conditions.
Maximize thermal performance of the PCB.
Consider using 70μm of copper for high-power
designs.
Make the PCB as thin as possible by reducing
FR4 thickness.
Use vias in power pad to tie adjacent layers
together.
Remember that baseline temperature is a function
of board area, not copper thickness.
Modeling techniques provide a first-order
approximation.
相关PDF资料 |
PDF描述 |
|---|---|
| VI-B61-MU-B1 | CONVERTER MOD DC/DC 12V 200W |
| VI-B4X-MU-B1 | CONVERTER MOD DC/DC 5.2V 200W |
| VI-B4W-MU-B1 | CONVERTER MOD DC/DC 5.5V 200W |
| VI-BNF-MU-B1 | CONVERTER MOD DC/DC 72V 200W |
| VI-BND-MU-B1 | CONVERTER MOD DC/DC 85V 200W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NC7WZ00K8X | 制造商:Fairchild Semiconductor Corporation 功能描述:GATE LOGIC IC 制造商:Fairchild Semiconductor Corporation 功能描述:IC, DUAL NAND GATE, 2I/P, US8 |
| NC7WZ00K8X_NL | 制造商:FAIRCHILD 制造商全称:Fairchild Semiconductor 功能描述:TinyLogic UHS Dual 2-Input NAND Gate |
| NC7WZ00K8X_Q | 功能描述:逻辑门 UHS 2-Inp NAND Gate RoHS:否 制造商:Texas Instruments 产品:OR 逻辑系列:LVC 栅极数量:2 线路数量（输入/输出）:2 / 1 高电平输出电流:- 16 mA 低电平输出电流:16 mA 传播延迟时间:3.8 ns 电源电压-最大:5.5 V 电源电压-最小:1.65 V 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:DCU-8 封装:Reel |
| NC7WZ00K8X-CUT TAPE | 制造商:FAIRCHILD 功能描述:NC7WZ00 Series 5.5 V TinyLogic UHS Surface Mount Dual 2-Input NAND Gate - US-8 |
| NC7WZ00L8X | 功能描述:逻辑门 UHS Dual 2-Input NAND Gate RoHS:否 制造商:Texas Instruments 产品:OR 逻辑系列:LVC 栅极数量:2 线路数量（输入/输出）:2 / 1 高电平输出电流:- 16 mA 低电平输出电流:16 mA 传播延迟时间:3.8 ns 电源电压-最大:5.5 V 电源电压-最小:1.65 V 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:DCU-8 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。