- 您现在的位置：买卖IC网 > PDF目录19846 > NCP1271D100R2G (ON Semiconductor)IC CTRLR PWM CM OVP OTP HV 7SOIC PDF资料下载
参数资料
| 型号： | NCP1271D100R2G |
| 厂商： | ON Semiconductor |
| 文件页数： | 16/21页 |
| 文件大小： | 0K |
| 描述： | IC CTRLR PWM CM OVP OTP HV 7SOIC |
| 标准包装： | 1 |
| 系列： | Soft-Skip™ |
| 输出隔离： | 隔离 |
| 频率范围： | 85kHz ~ 107kHz |
| 输入电压： | 10 V ~ 20 V |
| 工作温度： | -40°C ~ 125°C |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽）7 引线 |
| 供应商设备封装： | 7-SOIC |
| 包装： | 标准包装 |
| 其它名称： | NCP1271D100R2GOSDKR |
NCP1271
Recover from Standby
In the event that a large load is encountered during skip
cycle operation, the circuit automatically disables the
normal Soft ? Skip procedure and delivers maximum power
to the load (Figure 37). This feature, the Transient Load
Detector (TLD), is initiated anytime a skip event is exited
and the FB pin is greater than 2.85 V, as would be the case
for a sudden increase in output load.
to be opened. The skip level V skip is restored to
the default 1.2 V.
3. When the voltage is between about 3.0 V and
V skip ? reset , the V skip level is above the normal
operating range of the feedback pin. Therefore,
the output does not switch.
4. When the voltage is between 0 V and 3.0 V, the
V skip is within the operating range of the
feedback pin. Then the voltage on this pin sets
output voltage
load current
V FB
300 m s max
V TLD
Maximum current available
when TLD level is hit
V skip
the skip level as explained earlier.
V pin1
10 V (max limit)
Output is latched off here.
8V (V latch )
Pin 1 considered to be opened.
V skip is reset to default level 1.2 V.
5.7 V (V skip ? reset )
ID
Figure 37. Transient Response from Standby
External Latchoff Shutdown
When the Skip/Latch input (Pin 1) is pulled higher than
V latch (8.0 V typical), the drive output is latched off until
V CC drops below V CC(reset) (4.0 V typical ). If Vbulk stays
above approximately 30 Vdc, then the HV FET ensure that
V CC remains above V CC(latch) (5.8 V typical ). Therefore, the
controller is reset by unplugging the power supply from the
wall and allowing V bulk to discharge. Figure 38 illustrates
the timing diagram of V CC in the latchoff condition.
Output always low (skipped) here.
3.0 V (always skip)
Adjustable V skip range.
0 V (no skip)
Figure 39. NCP1271 Pin 1 Operating Regions
The external latch feature allows the circuit designers to
implement different kinds of latching protection. The
NCP1271 applications note (AND8242/D) details several
simple circuits to implement overtemperature protection
(OTP) and overvoltage protection (OVP).
Startup current source is
charging the V CC capacitor
12.6 V
Startup current source is
off when V CC is 12.6 V
In order to prevent unexpected latchoff due to noise,
it is very important to put a noise decoupling capacitor
near Pin 1 to increase the noise immunity. It is also
recommended to always have a resistor from pin 1 to GND.
This further reduces the risk of premature latchoff. Also
note that if the additional latch ? off circuitry has leakage,
it will modify the skip adjust setup.
External Non ? Latched Shutdown
5.8 V
Startup current source turns
on when V CC reaches 5.8 V CC
Figure 38. Latchoff V CC Timing Diagram
Figure 39 defines the different voltage regions of the
Skip/latch Pin (Pin 1) operation.
1. When the voltage is above V latch (7.1 V min,
8.7 V max), the circuit is in latchoff and all drive
pulses are disabled until V CC cycles below 4.0 V
(typical).
Figure 40 illustrates the Feedback (pin 2) operation. An
external non ? latched shutdown can be easily implemented
by simply pulling FB below the skip level. This is an
inherent feature from the standby skip operation. Hence, it
allows the designer to implement additional non ? latched
shutdown protection.
The device can also be shutdown by pulling the V CC pin
to GND (<190 mV). In addition to shutting off the output,
this method also places the part into a low current
consumption state.
2. When the voltage is between V skip ? reset (5.0 V
min, 6.5 V max) and V latch , the pin is considered
http://onsemi.com
16
相关PDF资料 |
PDF描述 |
|---|---|
| EPM570F256C5 | IC MAX II CPLD 570 LE 256-FBGA |
| AMM15DTKN-S288 | CONN EDGECARD 30POS .156 EXTEND |
| TIM336K010P0Y | CAP TANT 33UF 10V 10% RADIAL |
| EPM3256ATI144-10N | IC MAX 3000A CPLD 256 144-TQFP |
| VE-BWZ-CW-F2 | CONVERTER MOD DC/DC 2V 40W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NCP1271D100R2GH | 制造商:Rochester Electronics LLC 功能描述: 制造商:ON Semiconductor 功能描述: |
| NCP1271D65R2G | 功能描述:电流型 PWM 控制器 ANA PMW CONTROLLER RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
| NCP1271D65R2GH | 制造商:Rochester Electronics LLC 功能描述: 制造商:ON Semiconductor 功能描述: |
| NCP1271P100G | 功能描述:电流型 PWM 控制器 ANA PMW CONTROLLER RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
| NCP1271P65G | 功能描述:电流型 PWM 控制器 ANA PMW CONTROLLER RoHS:否 制造商:Texas Instruments 开关频率:27 KHz 上升时间: 下降时间: 工作电源电压:6 V to 15 V 工作电源电流:1.5 mA 输出端数量:1 最大工作温度:+ 105 C 安装风格:SMD/SMT 封装 / 箱体:TSSOP-14 |
发布紧急采购，3分钟左右您将得到回复。