- 您现在的位置：买卖IC网 > PDF目录20053 > NCV4279A50D1R2G (ON Semiconductor)IC REG LDO 5V SO8 PDF资料下载
参数资料
| 型号： | NCV4279A50D1R2G |
| 厂商： | ON Semiconductor |
| 文件页数： | 11/15页 |
| 文件大小： | 0K |
| 描述： | IC REG LDO 5V SO8 |
| 标准包装： | 2,500 |
| 稳压器拓扑结构： | 正，固定式 |
| 输出电压： | 5V |
| 输入电压： | 最高 45 V |
| 电压 - 压降（标准）： | 0.25V @ 100mA |
| 稳压器数量： | 1 |
| 电流 - 限制（最小）： | 150mA |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SO |
| 包装： | 带卷 (TR) |
NCV4279A
APPLICATION DESCRIPTION
OUTPUT REGULATOR
The output is controlled by a precision trimmed reference.
The PNP output has drive quiescent current control for
regulation while the input voltage is low, preventing over
saturation. Current limit and voltage monitors complement
the regulator design to give safe operating signals to the
processor and control circuits.
RESET OUTPUT (RO)
A reset signal, Reset Output, RO, (low voltage) is
generated as the IC powers up. After the output voltage V Q
increases above the reset threshold voltage V RT , the delay
timer D is started. When the voltage on the delay timer V D
passes V UD , the reset signal RO goes high. A discharge of
the delay timer V D is started when V Q drops and stays below
the reset threshold voltage V RT . When the voltage of the
delay timer V D drops below the lower threshold voltage V LD
the reset output voltage V RO is brought low to reset the
processor.
The reset output RO is an open collector NPN transistor,
controlled by a low voltage detection circuit. The circuit is
functionally independent of the rest of the IC, thereby
guaranteeing that RO is valid for V Q as low as 1.0 V.
RESET ADJUST (R ADJ )
The reset threshold V RT can be decreased from a typical
value of 4.65 V to as low as 3.5 V by using an external
voltage divider connected from the Q lead to the pin RADJ,
as shown in Figure 20. The resistor divider keeps the voltage
above the V RADJ,TH (typical 1.35 V) for the desired input
voltages, and overrides the internal threshold detector.
Adjust the voltage divider according to the following
relationship:
If the reset adjust option is not needed, the R ADJ pin
should be connected to GND causing the reset threshold to
go to its default value (typically 4.65 V).
RESET DELAY (D)
The reset delay circuit provides a delay (programmable by
capacitor C D ) on the reset output lead RO. The delay lead D
provides charge current I D,C (typically 6.5 m A) to the
external delay capacitor C D during the following times:
1. During Powerup (once the regulation threshold has
been exceeded).
2. After a reset event has occurred and the device is
back in regulation. The delay capacitor is set to
discharge when the regulation (V RT , reset
threshold voltage) has been violated. When the
delay capacitor discharges to V LD , the reset signal
RO pulls low.
SETTING THE DELAY TIME
The delay time is set by the delay capacitor C D and the
charge current I D . The time is measured by the delay
capacitor voltage charging from the low level of V DSAT to
the higher level V UD . The time delay follows the equation:
td + [CD (VUD * VD, SAT)] ID (eq. 2)
Example:
Using C D = 100 nF.
Use the typical value for V D,SAT = 0.1 V.
Use the typical value for V UD = 1.8 V.
Use the typical value for Delay Charge Current I D = 6.5 m A.
td + [100 nF (1.8 * 0.1 V)] 6.5 m A + 26.2 ms (eq. 3)
VRT + VRADJ, TH @ (RADJ1 ) RADJ2) RADJ2
(eq. 1)
V BAT
I
Q
V DD
C I *
C D
0.1 m F
D
SO
NCV4279A
GND
R ADJ
SI
RO
R ADJ1
R ADJ2
R SI1
R RO
R SI2
R SO
C Q **
10 m F
(2.2 m F)
I/O
I/O
*C I required if regulator is located far from the power supply filter.
** C Q ? minimum cap required for stability is 2.2 m F while higher over/under ? shoots may be ex-
pected. Cap must operate at required temperature range.
Figure 20. Application Diagram
http://onsemi.com
11
相关PDF资料 |
PDF描述 |
|---|---|
| T95R687M6R3ESAL | CAP TANT 680UF 6.3V 20% 2824 |
| ISL9000IRCCZ | IC REG LDO 1.8V .3A 10-DFN |
| T95R687K6R3ESAL | CAP TANT 680UF 6.3V 10% 2824 |
| GRM188R71H272KA01D | CAP CER 2700PF 50V 10% X7R 0603 |
| HHR-650DA08F9 | BATTERY PACK NIMH 10.8V 6500 MAH |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NCV4279A50D2G | 功能描述:低压差稳压器 - LDO 5.0V 150MA LDO RoHS:否 制造商:Texas Instruments 最大输入电压:36 V 输出电压:1.4 V to 20.5 V 回动电压（最大值）:307 mV 输出电流:1 A 负载调节:0.3 % 输出端数量: 输出类型:Fixed 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-20 |
| NCV4279A50D2R2G | 功能描述:低压差稳压器 - LDO 5.0V 150MA LDO RoHS:否 制造商:Texas Instruments 最大输入电压:36 V 输出电压:1.4 V to 20.5 V 回动电压（最大值）:307 mV 输出电流:1 A 负载调节:0.3 % 输出端数量: 输出类型:Fixed 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-20 |
| NCV4279B | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:5.0 V Micropower 150 mA LDO Linear Regulator with DELAY, Adjustable RESET, and Monitor FLAG |
| NCV4279BD1 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:5.0 V Micropower 150 mA LDO Linear Regulator with DELAY, Adjustable RESET, and Monitor FLAG |
| NCV4279BD1R2 | 功能描述:IC REG LDO 5V .15A 8SOIC RoHS:否 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:- 标准包装:3,000 系列:- 稳压器拓扑结构:正，固定式和可调式 输出电压:3.3V，1.25 V ~ 5.7 V 输入电压:4.5 V ~ 7 V 电压 - 压降（标准）:1.1V @ 1A 稳压器数量:2 电流 - 输出:1A 电流 - 限制（最小）:1A 工作温度:0°C ~ 125°C 安装类型:表面贴装 封装/外壳:TO-252-5，DPak（4 引线 + 接片），TO-252AD 供应商设备封装:PPAK 包装:管件 其它名称:497-3576-5 |
发布紧急采购，3分钟左右您将得到回复。