参数资料
| 型号： | NCV5173EDR2G |
| 厂商： | ON Semiconductor |
| 文件页数： | 11/19页 |
| 文件大小： | 0K |
| 描述： | IC REG MULTI CONFIG 1.5A 8SOIC |
| 标准包装： | 2,500 |
| 类型： | 升压（升压），反相，回扫，正向转换器，Sepic |
| 输出数： | 1 |
| 输入电压： | 2.7 V ~ 30 V |
| PWM 型： | 电流模式 |
| 频率 - 开关： | 560kHz |
| 电流 - 输出： | 1.5A |
| 同步整流器： | 无 |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 包装： | 带卷 (TR) |
| 供应商设备封装： | 8-SOICN |
NCV5171, NCV5173
The first zero generated by C1 and R1 is:
In the flyback topology, peak V SW voltage is governed by:
fZ1 +
1
2 p C1R1
VSW(MAX) + VCC(MAX) ) (VOUT ) VF)
N
fP +
fP2 +
IRIPPLE + CC
The phase lead provided by this zero ensures that the loop
has at least a 45 ? phase margin at the crossover frequency.
Therefore, this zero should be placed close to the pole
generated in the power stage which can be identified at
frequency:
1
2 p CORLOAD
where:
C O = equivalent output capacitance of the error amplifier
? 120 pF;
R LOAD = load resistance.
The high frequency pole, f P2 , can be placed at the output
filter ’s ESR zero or at half the switching frequency. Placing
the pole at this frequency will cut down on switching noise.
The frequency of this pole is determined by the value of C2
and R1:
1
2 p C2R1
One simple method to ensure adequate phase margin is to
design the frequency response with a ? 20 dB per decade
slope, until unity ? gain crossover. The crossover frequency
should be selected at the midpoint between f Z1 and f P2 where
the phase margin is maximized.
f P1
f Z1
f P2
Frequency (LOG)
Figure 27. Bode Plot of the Compensation Network
Shown in Figure 26
V SW Voltage Limit
In the boost topology, V SW pin maximum voltage is set by
the maximum output voltage plus the output diode forward
voltage. The diode forward voltage is typically 0.5 V for
Schottky diodes and 0.8 V for ultrafast recovery diodes
VSW(MAX) + VOUT(MAX) ) VF
where:
V F = output diode forward voltage.
where:
N = transformer turns ratio, primary over secondary.
When the power switch turns off, there exists a voltage
spike superimposed on top of the steady ? state voltage.
Usually this voltage spike is caused by transformer leakage
inductance charging stray capacitance between the V SW and
PGND pins. To prevent the voltage at the V SW pin from
exceeding the maximum rating, a transient voltage
suppressor in series with a diode is paralleled with the
primary windings. Another method of clamping switch
voltage is to connect a transient voltage suppressor between
the V SW pin and ground.
Magnetic Component Selection
When choosing a magnetic component, one must consider
factors such as peak current, core and ferrite material, output
voltage ripple, EMI, temperature range, physical size and
cost. In boost circuits, the average inductor current is the
product of output current and voltage gain (V OUT /V CC ),
assuming 100% energy transfer efficiency. In continuous
conduction mode, inductor ripple current is
V (VOUT * VCC)
(f)(L)(VOUT)
where:
f = 280 kHz (NCV5171) or 560 kHz (NCV5173).
The peak inductor current is equal to average current plus
half of the ripple current, which should not cause inductor
saturation. The above equation can also be referenced when
selecting the value of the inductor based on the tolerance of
the ripple current in the circuits. Small ripple current
provides the benefits of small input capacitors and greater
output current capability. A core geometry like a rod or
barrel is prone to generating high magnetic field radiation,
but is relatively cheap and small. Other core geometries,
such as toroids, provide a closed magnetic loop to prevent
EMI.
Input Capacitor Selection
In boost circuits, the inductor becomes part of the input
filter, as shown in Figure 29. In continuous mode, the input
current waveform is triangular and does not contain a large
pulsed current, as shown in Figure 28. This reduces the
requirements imposed on the input capacitor selection.
During continuous conduction mode, the peak to peak
inductor ripple current is given in the previous section. As
we can see from Figure 28, the product of the inductor
current ripple and the input capacitor ’s effective series
resistance (ESR) determine the V CC ripple. In most
applications, input capacitors in the range of 10 m F to 100 m F
with an ESR less than 0.3 W work well up to a full 1.5 A
switch current.
http://onsemi.com
11
相关PDF资料 |
PDF描述 |
|---|---|
| NCV565ST12T3G | IC REG LDO 1.2V 1.5A SOT-223 |
| NCV59152DSADJR4G | IC REG LDO ADJ 1.5A D2PAK-5 |
| NCV59301DS50R4G | IC REG LDO 5V 3A D2PAK-5 |
| NCV59302DSADJR4G | IC REG LDO ADJ 3A D2PAK-5 |
| NCV612SQ18T2G | IC REG LDO 1.8V .2A SC70-5 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NCV5230DR2G | 功能描述:运算放大器 - 运放 LOW VOLTAGE OP-AMP RoHS:否 制造商:STMicroelectronics 通道数量:4 共模抑制比（最小值）:63 dB 输入补偿电压:1 mV 输入偏流（最大值）:10 pA 工作电源电压:2.7 V to 5.5 V 安装风格:SMD/SMT 封装 / 箱体:QFN-16 转换速度:0.89 V/us 关闭:No 输出电流:55 mA 最大工作温度:+ 125 C 封装:Reel |
| NCV5500 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:500 mA Linear Regulator |
| NCV5500DADJR2G | 功能描述:低压差稳压器 - LDO LDO REG 500mA ADJ RoHS:否 制造商:Texas Instruments 最大输入电压:36 V 输出电压:1.4 V to 20.5 V 回动电压（最大值）:307 mV 输出电流:1 A 负载调节:0.3 % 输出端数量: 输出类型:Fixed 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-20 |
| NCV5500DT15RKG | 功能描述:低压差稳压器 - LDO ANA LDO REG RoHS:否 制造商:Texas Instruments 最大输入电压:36 V 输出电压:1.4 V to 20.5 V 回动电压（最大值）:307 mV 输出电流:1 A 负载调节:0.3 % 输出端数量: 输出类型:Fixed 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-20 |
| NCV5500DT33RKG | 功能描述:低压差稳压器 - LDO 500 mA 3.3V LDO RoHS:否 制造商:Texas Instruments 最大输入电压:36 V 输出电压:1.4 V to 20.5 V 回动电压（最大值）:307 mV 输出电流:1 A 负载调节:0.3 % 输出端数量: 输出类型:Fixed 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-20 |
发布紧急采购，3分钟左右您将得到回复。