- 您现在的位置：买卖IC网 > PDF目录363336 > NM24C04UVMT8 (FAIRCHILD SEMICONDUCTOR CORP) I2C Serial EEPROM PDF资料下载
参数资料
| 型号： | NM24C04UVMT8 |
| 厂商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分类： | PROM |
| 英文描述： | I2C Serial EEPROM |
| 中文描述： | 512 X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8 |
| 封装： | PLASTIC, TSSOP-8 |
| 文件页数： | 9/13页 |
| 文件大小： | 89K |
| 代理商： | NM24C04UVMT8 |
9
www.fairchildsemi.com
NM24C04U/NM24C05U Rev. C.1
N
Device Type
Identifier
Device
Address
1
0
1
0
A2
A1
A0
R/W
(LSB)
NM24C04U/05U
Page
Block Address
DS800008-14
Write Cycle Timing
(Continued)
The NM24C04U/05U device will always respond with an acknowl-
edge after recognition of a start condition and its slave address. If
both the device and a write operation have been selected, the
NM24C04U/05U will respond with an acknowledge after the
receipt of each subsequent eight bit byte.
In the read mode the NM24C04U/05U slave will transmit eight bits
of data, release the SDA line and monitor the line for an acknowl-
edge. If an acknowledge is detected and no stop condition is
generated by the master, the slave will continue to transmit data.
If an acknowledge is not detected, the slave will terminate further
data transmissions and await the stop condition to return to the
standby power mode.
Device Addressing
Following a start condition the master must output the address of
the slave it is accessing. The most significant four bits of the slave
address are those of the device type identifier (see Figure 5) This
is fixed as 1010 for all EEPROM devices.
Slave Addresses (Figure 5)
Refer to the following table for Slave Addresses string details:
Device
A0 A1 A2
Page
Blocks
Page Block
Addresses
NM24C04U/05U
P
A
A
2
00 01
A: Refers to a hardware configured Device Address pin
P: Refers to an internal PAGE BLOCK memory segment.
All IIC EEPROMs use an internal protocol that defines a PAGE
BLOCK size of 2K bits (for Word addressess 0000 through 1111).
Therefore, address bits A0, A1, or A2 (if designated 'P') are used
to access a PAGE BLOCK in conjunction with the Word address
used to access any individual data byte (Word).
The last bit of the slave address defines whether a write or read
condition is requested by the master. A '1' indicates that a read
operation is to be executed, and a '0' initiates the write mode.
A simple review: After the NM24C04U/05U recognizes the start
condition, the devices interfaced to the IIC bus wait for a slave
address to be transmitted over the SDA line. If the transmitted
slave address matches an address of one of the devices, the
designated slave pulls the line LOW with an acknowledge signal
and awaits further transmissions.
相关PDF资料 |
PDF描述 |
|---|---|
| NM24C04UVN | I2C Serial EEPROM |
| NM24C05UEMT8 | I2C Serial EEPROM |
| NM24C05UEN | I2C Serial EEPROM |
| NM24C05UFEM8 | I2C Serial EEPROM |
| NM24C05UFEMT8 | I2C Serial EEPROM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NM24C04UVN | 制造商:FAIRCHILD 制造商全称:Fairchild Semiconductor 功能描述:I2C Serial EEPROM |
| NM24C04VM8 | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| NM24C04VMT8 | 制造商:FAIRCHILD 制造商全称:Fairchild Semiconductor 功能描述:I2C Serial EEPROM |
| NM24C04VN | 制造商:FAIRCHILD 制造商全称:Fairchild Semiconductor 功能描述:I2C Serial EEPROM |
| NM24C05 | 制造商:FAIRCHILD 制造商全称:Fairchild Semiconductor 功能描述:4K-Bit Standard 2-Wire Bus Interface Serial EEPROM |
发布紧急采购，3分钟左右您将得到回复。