参数资料
型号: NM24W08
厂商: Fairchild Semiconductor Corporation
元件分类: EEPROM
英文描述: 2K/4K/8K/16K-Bit Standard 2-Wire Bus Interface Serial EEPROM with Full Array Write Protect
中文描述: 2K/4K/8K/16K-Bit标准2线总线接口的串行EEPROM与全阵列写保护
文件页数: 5/14页
文件大小: 104K
代理商: NM24W08
5
www.fairchildsemi.com
NM24Wxx Rev. C.2
N
S
Bus Timing
Background Information (IIC Bus)
As mentioned, the IIC bus allows synchronous bidirectional com-
munication between Transmitter/Receiver using the SCL (clock)
and SDA (Data I/O) lines. All communication must be started with
a valid START condition, concluded with a STOP condition and
acknowledged by the Receiver with an ACKNOWLEDGE condi-
tion.
In addition, since the IIC bus is designed to support other devices
such as RAM, EPROMs, etc., a devce type identifier string must
follow the START condition. For EEPROMs, this 4-bit string is
1010 and is the first 4 bits in the slave address.
As shown below, the EEPROMs on the IIC bus may be configured
in any manner required, and for the Standard IIC protocol, the total
memory addressed can not exceed 16K (16,384 bits). EEPROM
memory address programming is controlled by 2 methods:
Hardware configuring the A0, A1, and A2 pins (Device
Address pins) with pull-up or pull-down to resistors.
All
unused pins must be grounded
(tied to V
SS
).
Software addressing the required PAGE BLOCK within the
device memory array (as sent in the Slave Address string).
Addressing an EEPROM memory location involves sending a
command string with the following information:
[DEVICE TYPE]—[DEVICE ADDRESS]—[PAGE BLOCK
ADDRESS]—[BYTE ADDRESS]
DEFINITIONS
WORD
8 bits of data
PAGE
16 sequential addresses (one byte
each) that may be programmed
during a 'Page Write' programming
cycle
PAGE BLOCK
2,048 (2K) bits organized into 16
pages of addressable memory. (8
bits) x (16 bytes) x (16 pages) = 2,048
bits
MASTER
Any IIC device CONTROLLING the
transfer of data (such as a micropro-
cessor)
SLAVE
Device being controlled (EEPROMs
are always considered Slaves)
TRANSMITTER
Device currently SENDING data on
the bus (may be either a Master or
Slave).
RECEIVER
Device currently receiving data on the
bus (Master or Slave)
Example of 16K of Memory on 2-Wire Bus
Note:
The SDA pull-up resistor is required due to the open-drain/open collector output of IIC bus devices.
The SCL pull-up resistor is recommended because of the normal SCL line inactive 'high' state.
It is recommended that the total line capacitance be less than 400pF.
Specific timing and addressing considerations are described in greater detail in the following sections.
DS500074-5
DS500074-6
SDA
SCL
NM24W02
VCC
VCC
A0 A1 A2 VSS
NM24W02
A0 A1 A2 VSS
NM24W04
A0 A1 A2 VSS
NM24W08
A0 A1 A2 VSS
VCC
To VCC or VSS
To VCC or VSS
To VCC or VSS
To VCC or VSS
VCC
VCC
VCC
SCL
SDA
IN
SDA
OUT
tF
tLOW
tHIGH
tR
tLOW
tAA
tDH
tBUF
tSU:STA
tHD:DAT
tHD:STA
tSU:DAT
tSU:STO
相关PDF资料
PDF描述
NM24W16UTLMT8 16K-Bit Serial EEPROM 2-Wire Bus Interface
NM24W16UFM8 16K-Bit Serial EEPROM 2-Wire Bus Interface
NM24W16UFMT8 16K-Bit Serial EEPROM 2-Wire Bus Interface
NM24W16UFN 16K-Bit Serial EEPROM 2-Wire Bus Interface
NM24W16UFTEM8 16K-Bit Serial EEPROM 2-Wire Bus Interface
相关代理商/技术参数
参数描述
NM-250 制造商:WALDOM ELECTRONICS 功能描述:
NM-250-0015P 制造商:WALDOM ELECTRONICS 功能描述:
NM-250-0025P 制造商:WALDOM ELECTRONICS 功能描述:
NM25001S00 制造商:RadiSys 功能描述:LVDS;ADDCARD;BG845&LS855
NM25C020 制造商:FAIRCHILD 制造商全称:Fairchild Semiconductor 功能描述:2K-Bit Serial CMOS EEPROM (Serial Peripheral Interface (SPI) Synchronous Bus)