收藏本站
参数资料
型号： ORSO82G5-2F680C
厂商： Lattice Semiconductor Corporation
文件页数： 145/153页
文件大小： 0K
描述： IC FPSC TRANSCEIVER 8CH 680-BGA
产品变化通告： Product Discontinuation 01/Aug/2011
标准包装： 24
系列： *
Lattice Semiconductor
ORCA ORSO42G5 and ORSO82G5 Data Sheet
91
30A09
[0:7]
B1_ERR_CNT
00
Error counter that increments when a section
B1 error is detected on a link. The link is
selected using ERRCNT_CHSEL. This counter
is cleared on read.
Both
30A0A
[0:7]
CELL_BIP_ERR_CNT
00
Cell BIP Error Counter, Error counter that incre-
ments when a Cell BIP error is detected on a
link. The link being monitored is selected using
ERRCNT_CHSEL. This counter is cleared on
read.
Cell
30A0B
[0:2]
RSVD
00
Reserved
[3]
CELL_DRP_B2
Cell Drop, CELL_DRP_B2 = 1 indicates that a
cell has been dropped from the link group BC
and BD
Cell
[4]
RSVD
Reserved
—
[5]
CELL_DRP_A2
Cell Drop, CELL_DRP_A2 = 1 indicates that a
cell has been dropped from the link group AC
and AD
Cell
[6:7]
RSVD
Reserved
—
30A0C
[0:1]
RSVD
00
Reserved
[2]
SYNC2_B2_OOS
SYNC2_B2_OOS = 1 indicates that channels
cannot be aligned within the links BC and BD in
SONET mode
SONET
[3:4]
RSVD
Reserved
—
[5]
SYNC2_A2_OOS
SYNC2_A2_OOS = 1 indicates that channels
cannot be aligned within the AC and AD links in
SONET mode
SONET
[6:7]
SYNC2_A1_OOS
Reserved
—
30A0D
[0:1]
RSVD
00
Reserved
—
[2]
SYNC2_B2_OVFL
SYNC2_B2_OVFL = 1 indicates that the align-
ment FIFO(s) in the links BC and BD are near
overow (i.e., at the time of writing into address
0, the read address was less than
RX_FIFO_MIN)
SONET
[3:4]
RSVD
Reserved
—
[5]
SYNC2_A2_OVFL
SYNC2_A2_OVFL = 1 indicates that the align-
ment FIFO(s) in the links AC and AD are near
overow (i.e., at the time of writing into address
0, the read address was less than
RX_FIFO_MIN)
SONET
[6:7]
RSVD
Reserved
—
30A0E
[0:2]
RSVD
00
Reserved
[3]
BDL_ALIGN_ERR_B2
Alignment Error, BDL_ALIGN_ERR = 1 indi-
cates that an alignment error has occurred in
the link group pairs BC and BD
Cell
[4]
RSVD
Reserved
—
[5]
BDL_ALIGN_ERR_A2
Alignment Error, BDL_ALIGN_ERR = 1 indi-
cates that an alignment error has occurred in
the link group pairs AC and AD
Cell
[6:7]
RSVD
Reserved
—
Table 28. Common Control Register Descriptions – ORSO42G5 (Continued)
(0x)
Absolute
Address
Bit
Name
Reset
Value
(0x)
Description
Mode
相关PDF资料
PDF描述
ORSO82G5-1F680I IC FPSC TRANSCEIVER 8CH 680-BGA
ORSO42G5-3BM484C IC FPSC TRANSCEIVER 4CH 484-BGA
ORSO42G5-2BM484I IC FPSC TRANSCEIVER 4CH 484-BGA
PIC32MX575F512L-80I/BG IC MCU 32BIT 512KB FLASH 121XBGA
ORSO42G5-1BM484I IC FPSC TRANSCEIVER 4CH 484-BGA
相关代理商/技术参数
参数描述
ORSO82G5-2F680I 功能描述:FPGA - 现场可编程门阵列 ORCA FPSC 2.7GBITS/s BP XCVR 643K RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
ORSO82G5-2FN680C 功能描述:FPGA - 现场可编程门阵列 ORCA FPSC 1.5V 2.7 G b Bpln Xcvr 643K Gt RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
ORSO82G5-2FN680C1 功能描述:FPGA - 现场可编程门阵列 10368 LUT 372 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
ORSO82G5-2FN680I 功能描述:FPGA - 现场可编程门阵列 ORCA FPSC 2.7 Gb Bp ln Xcvr 643K Gt I RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
ORSO82G5-2FN680I1 功能描述:FPGA - 现场可编程门阵列 10368 LUT 372 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*