- 您现在的位置：买卖IC网 > PDF目录189449 > ORT4622-8BC432I FPGA, PBGA432 PDF资料下载
参数资料
| 型号： | ORT4622-8BC432I |
| 元件分类： | FPGA |
| 英文描述： | FPGA, PBGA432 |
| 封装： | EBGA-432 |
| 文件页数： | 1/80页 |
| 文件大小： | 1670K |
| 代理商： | ORT4622-8BC432I |
当前第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页
Advance Data Sheet
November 1999
ORCA ORT4622 Field-Programmable System Chip (FPSC)
Four-Channel x 622 Mbits/s Backplane Transceiver
Introduction
Lucent Technologies Microelectronics Group has
developed a solution for designers who need the
many advantages of FPGA-based design implemen-
tation, coupled with high-speed serial backplane data
transfer. The 622 Mbits/s backplane transceiver
offers a clockless, high-speed interface for interde-
vice communication on a board or across a back-
plane. The built-in clock recovery of the ORT4622
allows for higher system performance, easier-to-
design clock domains in a multiboard system, and
fewer signals on the backplane. Network designers
will benefit from the backplane transceiver as a net-
work termination device. The backplane transceiver
offers SONET scrambling/descrambling of data and
streamlined SONET framing, pointer moving and
transport overhead handling, plus the programmable
logic to terminate the network into proprietary sys-
tems.
Embedded Core Features
s
Implemented in an ORCA Series 3 FPGA array.
s
Allows wide range of applications for SONET net-
work termination application as well as generic
data moving for high-speed backplane data trans-
fer.
s
High-speed interface (HSI) function for clock/data
recovery serial backplane data transfer without
external clocks.
s
HSI function uses Lucent Technologies Microelec-
tronics Group’s proven 622 Mbits/s serial interface
core.
s
Four-channel HSI function provides 622 Mbits/s
serial interface per channel for a total chip band-
width of 2.5 Gbits/s (full duplex).
s
LVDS I/Os for HSI compliant with EIA*-644.
s
8:1 data multiplexing/demultiplexing for 77.76 MHz
byte-wide data processing in FPGA logic.
s
On-chip phase-lock loop (PLL) clock meets B jitter
tolerance specification of ITU-T Recommendation
G.958.
s
Powerdown option of HSI receiver on a per-
channel basis.
s
Pseudo-SONET protocol including A1/A2 framing.
s
SONET scrambling and descrambling for required
ones density (optional).
s
Selected transport overhead (TOH) bytes insertion
and extraction for interdevice communication via
the TOH serial link.
s
Streamlined pointer processor (pointer mover) for
8 kHz frame alignment.
s
FIFOs align incoming data across all four channels
for STS-48 operation (in quad STS-12 format).
s
Independent data stream enables in pseudo-
SONET processor.
s
Supports STS-12/STS-48 redundancy by either
software or hardware control for protection switch-
ing applications.
* EIA is a registered trademark of Electronic Industries Associa-
tion.
Table 1. ORCA ORT4622—Available FPGA Logic
The embedded core and interface are not included in the above gate counts. The usable gate count range from a logic-only gate count to
a gate count assuming 30% of the PFUs/SLICs being used as RAMs. The logic-only gate count includes each PFU/SLIC (counted as
108 gates per PFU/SLIC), including 12 gates pre-LUT/FF pair (eight per PFU), and 12 gates per SLC/FF pair (one per PFU). Each of the
four PIOs per PIC is counted as 16 gates (two FFs, fast-capture latch, output logic, CLK drivers, and I/O buffers). PFUs used as RAM are
counted at four gates per bit, with each PFU capable of implementing a 32 x 4 RAM (or 512 gates) per PFU.
Device
Usable
Gates
Number of
LUTs
Number of
Registers
Max User
RAM
Max User
I/Os
Array Size
Number of
PFUs
ORT4622
60K—120K
4032
5304
64K
259
18 x 28
504
相关PDF资料 |
PDF描述 |
|---|---|
| ORT4622-8BM680I | FPGA, PBGA680 |
| ORT4622-8BC432I | FPGA, PBGA432 |
| ORT4622-8BM680I | FPGA, PBGA680 |
| ORT4622BC432I | FPGA, 504 CLBS, 60000 GATES, PBGA432 |
| ORT4622BC432 | FPGA, 504 CLBS, 60000 GATES, PBGA432 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ORT4622BC432-DB | 功能描述:FPGA - 现场可编程门阵列 10368 LUT 204 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| ORT551 | 制造商:Hasco Components International Corp 功能描述: |
| ORT551(1315) | 制造商:OKI Semiconductor 功能描述: |
| ORT551/10-15 AT | 功能描述:磁性/簧片开关 1 Form C 14mm AT 1015 OKI RoHS:否 制造商:MEDER electronic (Standex) 开关类型:Reed 触点形式:1 Form A (SPST-NO) 触点额定值:10 VA 操作范围:10 At to 50 At 工作间隙: 磁铁类型: 颜色: 端接类型:Axial 封装:Bulk |
| ORT551-1/10-15 AT | 功能描述:磁性/簧片开关 1 Form C 14mm AT1015 Formed Ld OKI RoHS:否 制造商:MEDER electronic (Standex) 开关类型:Reed 触点形式:1 Form A (SPST-NO) 触点额定值:10 VA 操作范围:10 At to 50 At 工作间隙: 磁铁类型: 颜色: 端接类型:Axial 封装:Bulk |
发布紧急采购，3分钟左右您将得到回复。