- 您现在的位置：买卖IC网 > PDF目录367700 > P60ARM-B (Zarlink Semiconductor Inc.) Low power, general purpose 32-bit RISC microprocessor PDF资料下载
参数资料
| 型号： | P60ARM-B |
| 厂商： | Zarlink Semiconductor Inc. |
| 英文描述： | Low power, general purpose 32-bit RISC microprocessor |
| 中文描述： | 低功耗，通用32位RISC微处理器 |
| 文件页数： | 11/120页 |
| 文件大小： | 1275K |
| 代理商： | P60ARM-B |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页
Signal Description
7
nRESET
I
Not reset. This is a level sensitive input signal which is used to start the processor from a
known address. A LOW level will cause the instruction being executed to terminate
abnormally. When
nRESET
becomes HIGH for at least one clock cycle, the processor will re-
start from address 0.
nRESET
must remain LOW (and
least two clock cycles. During the LOW period the processor will perform dummy instruction
fetches with the address incrementing from the point where reset was activated. The address
will overflow to zero if
nRESET
is held beyond the maximum address limit.
nWAIT
must remain HIGH) for at
nRW
OS8
Not read/write.When HIGH this signal indicates a processor write cycle; when LOW, a read
cycle. It becomes valid during phase 2 of the cycle before that to which it refers, and remains
valid to the end of phase 1 of the referenced cycle.
nTRANS
OS8
Not memory translate. When this signal is LOW it indicates that the processor is in user
mode. It may be used to tell memory management hardware when translation of the
addresses should be turned on, or as an indicator of non-user mode activity.
nTRST
IP
NOT Test Reset. Active-low reset signal for the boundary scan logic. This pin must be pulsed
or driven low to achieve normal device operation, in addition to the normal device reset
(nRESET). The action of this and the other four boundary scan signals are described in more
detail later in this document.
nWAIT
I
Not wait. When accessing slow peripherals, ARM60 can be made to wait for an integer
number of
MCLK
cycles by driving
nWAIT
LOW. Internally,
and must only change when
MCLK
is LOW. If
nWAIT
is ANDed with
MCLK
nWAIT
is not used it must be tied HIGH.
PROG32
I
32 bit Program configuration. When this signal is HIGH the processor can fetch instructions
from a 32 bit address space using address lines
instructions from a 26 bit address space using
A[25:0]
lines
A[31:26]
are not used for instruction fetches. Before changing
processor is in a 26 bit mode, and is not about to write to an address in the range 0 to 0x1F
(inclusive) in the next cycle.
A[31:0]
. When it is LOW the processor fetches
. In this latter configuration the address
PROG32
, ensure that the
SEQ
O4
Sequential address. This output signal will become HIGH when the address of the next
memory cycle will be related to that of the last memory access. The new address will either
be the same as or 4 greater than the old one.
The signal becomes valid during phase 1 and remains so through phase 2 of the cycle before
the cycle whose address it anticipates. It may be used, in combination with the low-order
address lines, to indicate that the next cycle can use a fast memory mode (for example DRAM
page mode) and/or to bypass the address translation system.
TCK
IP
Test Clock.
TDI
IP
Test Data Input.
TDO
OS8
Test Data Output. Output from the boundary scan logic.
TMS
IP
Test Mode Select.
VDD
P
Power supply. These connections provide power to the device.
VSS
P
Ground. These connections are the ground reference for all signals.
Name
Type
Description
Table 1: Signal Description
相关PDF资料 |
PDF描述 |
|---|---|
| P60A | 60W DC-DC Converter P60A-Series |
| P60A12D05P | 60W DC-DC Converter P60A-Series |
| P60A12D12P | 60W DC-DC Converter P60A-Series |
| P60A12D15P | 60W DC-DC Converter P60A-Series |
| P60A12D512P | 60W DC-DC Converter P60A-Series |
相关代理商/技术参数 |
参数描述 |
|---|---|
| P60ARM-GP1N | 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:Low power, general purpose 32-bit RISC microprocessor |
| P60ARM-IG | 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:Low power, general purpose 32-bit RISC microprocessor |
| P-60AS/A18 | 功能描述:BATTERY NICAD 2/3A 600MAH W/TAB RoHS:否 类别:电池产品 >> 电池，充电式（蓄电池） 系列:- MSDS 材料安全数据表:Nickel Metal Hydride Battery MSDS 标准包装:1,000 系列:TWICELL 电池化学:镍金属氢化物 电池大小:AAA 电压 - 额定:1.2V 容量:930mAh 尺寸/尺寸:- 端接类型:焊片 放电速率:186mA 标准充电电流:100mA 标准充电时间:16小时 重量:0.029 磅（13.15g） 装运信息:- 其它名称:SY153T |
| P60AS302 | 制造商:APEM 功能描述: |
| P60AS632-8C | 制造商:NYLOK 功能描述: |
发布紧急采购，3分钟左右您将得到回复。