- 您现在的位置：买卖IC网 > PDF目录367700 > P610ARM-FPNR (Zarlink Semiconductor Inc.) General purpose 32-bit microprocessor PDF资料下载
参数资料
| 型号： | P610ARM-FPNR |
| 厂商： | Zarlink Semiconductor Inc. |
| 英文描述： | General purpose 32-bit microprocessor |
| 中文描述： | 通用32位微处理器 |
| 文件页数： | 15/173页 |
| 文件大小： | 897K |
| 代理商： | P610ARM-FPNR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页
Signal Description
ARM610 Data Sheet
2-3
MSE
IT
Memory request/sequential enable. When this input is LOW, the
and
SEQ
outputs are put into a high impedance state (Note 1).
nMREQ
nBW
OCZ
Not byte / word. An output signal used by the processor to indicate to the
external memory system when a data transfer of a byte length is required.
nBW
is HIGH for word transfers and LOW for byte transfers, and is valid for
both read and write operations. The signal changes while
nBW
is latched by
ALE
.
MCLK
is HIGH.
nFIQ
IT
Not fast interrupt request. If FIQs are enabled, the processor will respond
to a LOW level on this input by taking the FIQ interrupt exception. This is an
asynchronous, level-sensitive input, and must be held LOW until a suitable
response is received from the processor.
nIRQ
IT
Not interrupt request. As
asynchronously to interrupt the processor when the IRQ enable is active.
nFIQ
, but with lower priority. May be taken LOW
nMREQ
OCZ
Not memory request. A pipelined signal that changes while
to indicate whether or not in the following cycle, the processor will be
accessing external memory. When
accessing external memory.
MCLK
is LOW
nMREQ
is LOW, the processor will be
nRESET
IT
Not reset. This is a level sensitive input which is used to start the processor
from a known address. A LOW level will cause the current instruction to
terminate abnormally, and the on-chip cache, MMU, and write buffer to be
disabled. When
nRESET
is driven HIGH, the processor will re-start from
address 0.
nRESET
must remain LOW for at least two full
five full
MCLK
cycles whichever is greater. While
processor will perform idle cycles with incrementing addresses and
must be HIGH.
FCLK
is LOW the
cycles or
nRESET
nWAIT
nRW
OCZ
Not read/write. When HIGH this signal indicates a processor write
operation; when LOW, a read. The signal changes while
nRW
is latched by
ALE
.
MCLK
is HIGH.
nTRST
IT
Test interface reset. Note this pin does NOT have an internal pullup
resistor. This pin must be pulsed or driven LOW to achieve normal device
operation, in addition to the normal device reset (
nRESET
).
nWAIT
IT
Not wait. When LOW this allows extra
memory accesses. It must change during the LOW phase of the
cycle to be extended.
MCLK
cycles to be inserted in
MCLK
SEQ
OCZ
Sequential address. This signal is the inverse of
for compatibility with existing ARM memory systems.
nMREQ
, and is provided
SnA
IT
This pin should be hard wired HIGH.
TEST
IN[16:0]
IT
Test bus input. This bus is used for off-board testing of the device. When
the device is fitted to a circuit all these pins must be tied LOW.
Name
Type
Description
Table 2-1: Signal descriptions (Continued)
相关PDF资料 |
PDF描述 |
|---|---|
| P610ARM-B | General purpose 32-bit microprocessor |
| P610ARM-KG | General purpose 32-bit microprocessor |
| P610ARM-KW | General purpose 32-bit microprocessor |
| P6121-AU120 | Incremental Encoders |
| P6111-AP120 | Incremental Encoders |
相关代理商/技术参数 |
参数描述 |
|---|---|
| P610ARM-KG | 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:General purpose 32-bit microprocessor |
| P610ARM-KW | 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:General purpose 32-bit microprocessor |
| P6-10R | 制造商:Panduit Corp 功能描述:PANDUIT |
| P6-10R-E | 功能描述:端子 NON-INSL.RING #6 #10 RoHS:否 制造商:AVX 产品:Junction Box - Wire to Wire 系列:9826 线规:26-18 接线柱/接头大小: 绝缘: 颜色:Red 型式:Female 触点电镀:Tin over Nickel 触点材料:Beryllium Copper, Phosphor Bronze 端接类型:Crimp |
| P610R-E | 制造商:Panduit Corp 功能描述: |
发布紧急采购，3分钟左右您将得到回复。