- 您现在的位置：买卖IC网 > PDF目录367733 > P83CL882 (NXP Semiconductors N.V.) 80C51 Ultra Low Power ULP telephony controller PDF资料下载
参数资料
| 型号： | P83CL882 |
| 厂商： | NXP Semiconductors N.V. |
| 英文描述： | 80C51 Ultra Low Power ULP telephony controller |
| 中文描述： | 80C51的超低功耗无铅汽油电话控制器 |
| 文件页数： | 18/88页 |
| 文件大小： | 328K |
| 代理商： | P83CL882 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页
2001 Jun 19
18
Philips Semiconductors
Product specification
80C51 Ultra Low Power (ULP) telephony controller
P83CL882
6.2.3.3
Power Control Register (PCON)
The reduced power modes are activated by software using this special function register. PCON is not bit addressable.
The reset value of PCON = 0000 0000.
Table 10
Power Control Register (SFR address 87H)
Bits PCON[7:2] are reserved and must be kept to logic 0.
Table 11
Reduced power modes selection
6.2.4
CPU
START
-
UP TIMING
6.2.4.1
CPU start-up after reset
Three possibilities on how the CPU can start executing code after a reset phase are described below.
When the CPU is triggered to wake-up after a power-on reset (see Fig.8), the clock oscillator usually needs some time
to ramp up. To allow the oscillator to stabilize the CPU contains a down counter for a fixed delay of 1024 + 16 clock
cycles. After this delay the CPU starts with code execution.
When CPU start-up is initiated from an external reset (see Fig.9), the down counter is not initialized and the time between
reset going active and first code execution can be maximum 16400 clock cycles.
When a CPU start-up is after a Watchdog Timer reset (see Fig.8), the RST pin will be pulled low for 1024 clock cycles.
Another 16 clocks later the CPU will start executing code.
6.2.4.2
CPU start-up after power-down
After wake-up from Power-down mode (see Fig.10) the user has the possibility to shorten the start-up time by
programming the Wake-up Counter Register (WKCON). This can be useful when an external clock source is used
instead of the on-chip oscillator, or when the accuracy of the time reference is not needed immediately after a restart.
This feature enables power saving and fast wake-up in applications where the CPU frequently goes into Power-down
mode. The wake-up delay can be calculated as shown in Table 13.
7
6
5
4
3
2
1
0
0
0
0
0
0
0
PD
IDL
PD
0
0
1
1
IDL
0
1
0
1
DESCRIPTION
CPU running
activates the Idle mode
activates the Power-down mode
相关PDF资料 |
PDF描述 |
|---|---|
| P83CL883T | TELX microcontrollers for CT0 handset/basestation applications |
| P83CL884T | TELX microcontrollers for CT0 handset/basestation applications |
| P87CL883T | TELX microcontrollers for CT0 handset/basestation applications |
| P87CL884T | TELX microcontrollers for CT0 handset/basestation applications |
| P8503BMG | N-Channel Logic Level Enhancement Mode Field Effect Transistor (Preliminary) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| P83CL882T/001 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:80C51 Ultra Low Power ULP telephony controller |
| P83CL883T | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:TELX microcontrollers for CT0 handset/basestation applications |
| P83CL883T/XXX | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:MICROCONTROLLER|8-BIT|8051 CPU|CMOS|SOP|28PIN|PLASTIC |
| P83CL884T | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:TELX microcontrollers for CT0 handset/basestation applications |
| P83CL884T/XXX | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
发布紧急采购，3分钟左右您将得到回复。