- 您现在的位置：买卖IC网 > PDF目录367750 > PA28F200B5T80 (INTEL CORP) SMART 5 BOOT BLOCK FLASH MEMORY FAMILY 2, 4, 8 MBIT PDF资料下载
参数资料
| 型号： | PA28F200B5T80 |
| 厂商： | INTEL CORP |
| 元件分类： | PROM |
| 英文描述： | SMART 5 BOOT BLOCK FLASH MEMORY FAMILY 2, 4, 8 MBIT |
| 中文描述： | 256K X 8 FLASH 5V PROM, 80 ns, PDSO44 |
| 封装： | 0.525 X 1.110 INCH, PLASTIC, SOP-44 |
| 文件页数： | 17/38页 |
| 文件大小： | 501K |
| 代理商： | PA28F200B5T80 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页
E
these bits, several operations (such as cumulatively
erasing multiple blocks or programming several
bytes in sequence) may be performed before
polling the status register to determine if an error
occurred during the series.
SMART 5 BOOT BLOCK MEMORY FAMILY
17
ADVANCE INFORMATION
Issue the Clear Status Register command (50H) to
clear the status register. It functions independently
of the applied V
voltage and RP# can be V
IH
or
V
HH
. This command is not functional during block
erase suspend modes. Resetting the part with RP#
also clears the status register.
3.2.4
WORD/BYTE PROGRAM
Word or byte program operations are executed by a
two-cycle command sequence. Program Set-Up
(40H) is issued, followed by a second write that
specifies the address and data (latched on the
rising edge of WE# or CE#, whichever comes first).
The WSM then takes over, controlling the program
and program verify algorithms internally. While the
WSM is working, the device automatically enters
read status register mode and remains there after
the word/byte program is complete. (see Figure 8).
The completion of the program event is indicated on
status register bit SR.7.
When a word/byte program is complete, check
status register bit SR.4 for an error flag (
“1”). The
cause of a failure may be found on SR.3, which
indicates “1” if V
PP
was out of program/erase
voltage range (V
PPH1
or V
PPH2
). The status register
should be cleared before the next operation. The
internal WSM verify only detects errors for “1”s that
do not successfully write to “0”s.
Since the device remains in status register read
mode after programming is completed, a command
must be issued to switch to another mode before
beginning a different operation.
3.2.5
BLOCK ERASE
A block erase changes all block data to 1’s
(FFFFH) and is initiated by a two-cycle command.
An Erase Set-Up command (20H) is issued first,
followed by an Erase Confirm command (D0H)
along with an address within the target block. The
address will be latched at the rising edge of WE# or
CE#, whichever comes first.
Internally, the WSM will program all bits in the block
to “0,” verify all bits are adequately programmed to
“0,” erase all bits to “1,” and verify that all bits in the
block are sufficiently erased. After block erase
command
sequence
is
automatically enters read status register mode and
outputs status register data when read (see
Figure 9). The completion of the erase event is
indicated on status register bit SR.7.
issued,
the
device
When an erase is complete, check status register
bit SR.5 for an error flag (“1”). The cause of a failure
may be found on SR.3, which indicates “1” if V
PP
was out of program/erase voltage range (V
PPH1
or
V
PPH2
). If an Erase Set-Up (20H) command is
issued but not followed by an Erase Confirm (D0H)
command, then both the program status (SR.4) and
the erase status (SR.5) will be set to “1.”
The status register should be cleared before the
next operation. Since the device remains in status
register read mode after erasing is completed, a
command must be issued to switch to another
mode before beginning a different operation.
3.2.5.1
Erase Suspend/Resume
The Erase Suspend command (B0H) interrupts an
erase operation in order to read data in another
block of memory. While the erase is in progress,
issuing the Erase Suspend command requests that
the WSM suspend the erase algorithm after a
certain latency period. After issuing the Erase
Suspend command, write the Read Status Register
command, then check bit SR.7 and SR.6 to ensure
the device is in the erase suspend mode (both will
be set to “1”). This check is necessary because the
WSM may have completed the erase operation
before the Erase Suspend command was issued. If
this occurs, the Erase Suspend command would
switch the device into read array mode. See
Appendix A for a comprehensive chart showing the
state transitions.
When erase has been suspended, a Read Array
command (FFH) can be written to read from blocks
other than that which is suspended. The only other
valid commands at this time are Erase Resume
(D0H) or Read Status Register.
During erase suspend mode, the chip can go into a
pseudo-standby mode by taking CE# to V
IH
, which
reduces active current draw. V
PP
must remain at
V
PPH1
or V
PPH2
(the same V
PP
level used for block
erase) while erase is suspended. RP# must also
remain at V
IH
or V
HH
(the same RP# level used for
block erase).
相关PDF资料 |
PDF描述 |
|---|---|
| PA28F400B5T80 | SMART 5 BOOT BLOCK FLASH MEMORY FAMILY 2, 4, 8 MBIT |
| PA28F200BX-B120 | 2-MBIT (128K x 16, 256K x 8) BOOT BLOCK FLASH MEMORY FAMILY |
| PA28F200BX-B60 | ACTUATOR, SWITCH, ROUND, LATCH; Approval Bodies:BEAB, VDE, UL, CSA; Diameter, external:29mm; IP rating:65; Operations, mechanical No. of:100000; Temp, op. max:85(degree C); Temp, op. min:-20(degree C) RoHS Compliant: Yes |
| PA28F200BX-B80 | 2-MBIT (128K x 16, 256K x 8) BOOT BLOCK FLASH MEMORY FAMILY |
| PA28F200BX-T120 | 2-MBIT (128K x 16, 256K x 8) BOOT BLOCK FLASH MEMORY FAMILY |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PA28F200B5-T80 | 制造商:Intel 功能描述: |
| PA28F200BL-B150 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:2-MBIT (128K x 16, 256K x 8)LOW-POWER BOOT BLOCK FLASH MEMORY FAMILY |
| PA28F200BL-T150 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:2-MBIT (128K x 16, 256K x 8)LOW-POWER BOOT BLOCK FLASH MEMORY FAMILY |
| PA28F200BVB120 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| PA28F200BVB60 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
发布紧急采购，3分钟左右您将得到回复。