- 您现在的位置：买卖IC网 > PDF目录367750 > PA28F400B5T60 (INTEL CORP) SMART 5 BOOT BLOCK FLASH MEMORY FAMILY 2, 4, 8 MBIT PDF资料下载
参数资料
| 型号： | PA28F400B5T60 |
| 厂商： | INTEL CORP |
| 元件分类： | PROM |
| 英文描述： | SMART 5 BOOT BLOCK FLASH MEMORY FAMILY 2, 4, 8 MBIT |
| 中文描述： | 512K X 8 FLASH 5V PROM, 70 ns, PDSO44 |
| 封装： | 0.525 X 1.110 INCH, PLASTIC, SOP-44 |
| 文件页数： | 14/38页 |
| 文件大小： | 501K |
| 代理商： | PA28F400B5T60 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页
SMART 5 BOOT BLOCK MEMORY FAMILY
E
14
ADVANCE INFORMATION
3.1.2
OUTPUT DISABLE
With OE# at a logic-high level (V
), the device
outputs are disabled. Output pins (if available on
the device) DQ
0
–DQ
15
are placed in a high-
impedance state.
3.1.3
STANDBY
Deselecting the device by bringing CE# to a logic-
high level (V
) places the device in standby mode
which
substantially
reduces
consumption. In standby, outputs DQ
0
–DQ
15
are
placed in a high-impedance state independent of
OE#. If deselected during program or erase
operation, the device continues functioning and
consuming active power until the operation
completes.
device
power
3.1.4
WORD/BYTE CONFIGURATION
The 16-bit devices can be configured for either an
8-bit or 16-bit bus width by setting the BYTE# pin
before power-up. This is not applicable to the 8-bit
only E28F004B5.
When BYTE# is set to logic low, the byte-wide
mode is enabled, where data is read and
programmed on DQ
0
–DQ
7
and DQ
15
/A
–1
becomes
the lowest order address that decodes between the
upper and lower byte. DQ
8
–DQ
14
are tri-stated
during the byte-wide mode.
When BYTE# is at logic high, the word-wide mode
is enabled, and data is read and programmed on
DQ
0
–DQ
15
.
3.1.5
DEEP POWER-DOWN/RESET
RP# at V
IL
initiates the deep power-down mode,
also referred to as reset mode.
From read mode, RP# going low for time t
PLPH
deselects the memory, places output drivers in a
high-impedance state, and turns off all internal
circuits. After return from power-down, a time t
PHQV
is required until the initial memory access outputs
are valid. A delay (t
PHWL
or t
PHEL
) is required after
return from power-down before a write can be
initiated. After this wake-up interval, normal
operation is restored. The CUI resets to read array
mode, and the status register is set to 80H. This
case is shown in Figure 14A.
If RP# is taken low for time t
PLPH
during a program
or erase operation, the operation will be aborted
and the memory contents at the aborted location
(for a program) or block (for an erase) are no longer
valid, since the data may be partially erased or
written. The abort process goes through the
following sequence: When RP# goes low, the
device shuts down the operation in progress, a
process which takes time t
PLRH
to complete. After
this time t
PLRH
, the part will either reset to read
array mode (if RP# has gone high during t
PLRH
,
Figure 14B) or enter deep power-down mode (if
RP# is still logic low after t
PLRH
, Figure 14C). In
both cases, after returning from an aborted
operation, the relevant time t
PHQV
or t
PHWL
/t
PHEL
must be waited before a read or write operation is
initiated, as discussed in the previous paragraph.
However, in this case, these delays are referenced
to the end of t
PLRH
rather than when RP# goes high.
As with any automated device, it is important to
assert RP# during system reset. When the system
comes out of reset, processor expects to read from
the flash memory. Automated flash memories
provide status information when read during
program or block erase operations. If a CPU reset
occurs with no flash memory reset, proper CPU
initialization may not occur because the flash
memory may be providing status information
instead of array data. Intel’s Flash memories allow
proper CPU initialization following a system reset
through the use of the RP# input. In this application,
RP# is controlled by the same RESET# signal that
resets the system CPU.
3.1.6
WRITE
The CUI does not occupy an addressable memory
location. Instead, commands are written into the
CUI using standard microprocessor write timings
when WE# and CE# are low, OE# = V
IH
, and the
proper address and data (command) are presented.
The address and data for a command are latched
on the rising edge of WE# or CE#, whichever goes
high first. Figure 16 illustrates a write operation.
相关PDF资料 |
PDF描述 |
|---|---|
| PA28F800B5T70 | SMART 5 BOOT BLOCK FLASH MEMORY FAMILY 2, 4, 8 MBIT |
| PA28F200B5T80 | SMART 5 BOOT BLOCK FLASH MEMORY FAMILY 2, 4, 8 MBIT |
| PA28F400B5T80 | SMART 5 BOOT BLOCK FLASH MEMORY FAMILY 2, 4, 8 MBIT |
| PA28F200BX-B120 | 2-MBIT (128K x 16, 256K x 8) BOOT BLOCK FLASH MEMORY FAMILY |
| PA28F200BX-B60 | ACTUATOR, SWITCH, ROUND, LATCH; Approval Bodies:BEAB, VDE, UL, CSA; Diameter, external:29mm; IP rating:65; Operations, mechanical No. of:100000; Temp, op. max:85(degree C); Temp, op. min:-20(degree C) RoHS Compliant: Yes |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PA28F400B5T80 | 制造商:Intel 功能描述:Flash Mem Parallel 5V 4M-Bit 512K x 8/256K x 16 80ns 44-Pin SOP |
| PA28F400BL-B150 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:4-MBlT (256K x 16, 512K x 8) LOW-POWER BOOT BLOCK FLASH MEMORY FAMILY |
| PA28F400BL-T150 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:4-MBlT (256K x 16, 512K x 8) LOW-POWER BOOT BLOCK FLASH MEMORY FAMILY |
| PA28F400BVB120 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:4-MBIT (256K X 16, 512K X 8)SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| PA28F400BVB60 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:4-MBIT (256K X 16, 512K X 8)SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
发布紧急采购，3分钟左右您将得到回复。