- 您现在的位置：买卖IC网 > PDF目录268241 > PALCE16V8Z-25PC (LATTICE SEMICONDUCTOR CORP) EE CMOS Zero-Power 20-Pin Universal Programmable Array Logic PDF资料下载
参数资料
| 型号： | PALCE16V8Z-25PC |
| 厂商： | LATTICE SEMICONDUCTOR CORP |
| 元件分类： | PLD |
| 英文描述： | EE CMOS Zero-Power 20-Pin Universal Programmable Array Logic |
| 中文描述： | EE PLD, 25 ns, PDIP20 |
| 封装： | PLASTIC, DIP-20 |
| 文件页数： | 10/32页 |
| 文件大小： | 635K |
| 代理商： | PALCE16V8Z-25PC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
18
PALCE16V8H-15/25 (Com’l, Ind), Q-15/25 (Com’l), Q-20/25 (Ind)
USE
GAL
DEVICES
FOR
NEW
DESIGNS
CAPACITANCE1
Note:
1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modied where
capacitance may be affected.
SWITCHING CHARACTERISTICS OVER COMMERCIAL AND INDUSTRIAL
OPERATING RANGES1
Notes:
1. See “Switching Test Circuit” for test conditions.
2. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modied where
frequency may be affected.
3. tCF is a calculated value and is not guaranteed. tCF can be found using the following equation:
tCF = 1/fMAX (internal feedback) – tS.
Parameter
Symbol
Parameter Description
Test Conditions
Typ
Unit
CIN
Input Capacitance
VIN = 2.0 V
VCC = 5.0 V, TA = 25 °C,
5
pF
COUT
Output Capacitance
VOUT = 2.0 V
f = 1 MHz
8
pF
Parameter
Symbol
Parameter Description
-15
-20
-25
Unit
Min
Max
Min
Max
Min
Max
tPD
Input or Feedback to Combinatorial Output
15
20
25
ns
tS
Setup Time from Input or Feedback to Clock
12
13
15
ns
tH
Hold Time
0
ns
tCO
Clock to Output
10
11
12
ns
tWL
Clock Width
LOW
8
10
12
ns
tWH
HIGH
8
10
12
ns
fMAX
Maximum
Frequency
(Note 2)
External Feedback
1/(tS+tCO)
45.5
41.6
37
MHz
Internal Feedback
(fCNT)
1/(tS+tCF)
(Note 3)
50
45.4
40
MHz
No Feedback
1/(tWH+tWL)
62.5
50.0
41.6
MHz
tPZX
OE to Output Enable
15
18
20
ns
tPXZ
OE to Output Disable
15
18
20
ns
tEA
Input to Output Enable Using Product Term Control
15
18
20
ns
tER
Input to Output Disable Using Product Term Control
15
18
20
ns
相关PDF资料 |
PDF描述 |
|---|---|
| PALCE16V8Z-25PI | EE CMOS Zero-Power 20-Pin Universal Programmable Array Logic |
| PALCE16V8Z-25SC | EE CMOS Zero-Power 20-Pin Universal Programmable Array Logic |
| PALCE16V8Z-25SI | EE CMOS Zero-Power 20-Pin Universal Programmable Array Logic |
| PALLV22V10-10JC | Low-Voltage Zero Power 24-Pin EE CMOS Versatile PAL Device |
| PALLV22V10-10PC | Low-Voltage Zero Power 24-Pin EE CMOS Versatile PAL Device |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PALCE16V8Z-25PI | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:EE CMOS Zero-Power 20-Pin Universal Programmable Array Logic |
| PALCE16V8Z-25SC | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Lattice Semiconductor Corporation 功能描述: |
| PALCE16V8Z-25SI | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:EE CMOS Zero-Power 20-Pin Universal Programmable Array Logic |
| PALCE20HV8H25JI4 | 制造商:AMD 功能描述:NEW |
| PALCE20RA10H-10JC | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Electrically-Erasable PLD |
发布紧急采购，3分钟左右您将得到回复。