- 您现在的位置：买卖IC网 > PDF目录296795 > PCK2022RADGG (NXP SEMICONDUCTORS) CK00 (100/133 MHz) spread spectrum differential system clock generator PDF资料下载
参数资料
| 型号： | PCK2022RADGG |
| 厂商： | NXP SEMICONDUCTORS |
| 元件分类： | XO, clock |
| 英文描述： | CK00 (100/133 MHz) spread spectrum differential system clock generator |
| 中文描述： | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 封装： | 6.10 MM, PLASTIC, MO-153, SOT-362-1, TSSOP-48 |
| 文件页数： | 8/14页 |
| 文件大小： | 100K |
| 代理商： | PCK2022RADGG |
Philips Semiconductors
Product data
PCK2022RA
CK00 (100/133 MHz) spread spectrum differential
system clock generator
2003 Jul 31
3
PIN DESCRIPTION
PIN(S)
SYMBOL
FUNCTION
1
IOCLK
Dual frequency pin which can operate at either 33 MHz or 66 MHz per the selection table.
3, 4
48M_0/SELA
48M_1/SELB
3.3 V fixed 48 MHz clock outputs. During power-up pins function as latched inputs that enable SELA and
SELB prior to the pins being used for output of 3 V at 48 MHz. Part must be clocked to latch data in.
7, 8
HCLK0
HCLKB0
Host output pair 0
10, 11
HCLK1
HCLKB1
Host output pair 1
13, 14
HCLK2
HCLKB2
Host output pair 2
16, 17
HCLK3
HCLKB3
Host output pair 3
42, 21
HCLK4
HCLKB4
Host output pair 4
39, 38
HCLK5
HCLKB5
Host output pair 5
36, 35
HCLK6
HCLKB6
Host output pair 6
33, 32
HCLK7
HCLKB7
Host output pair 7
19
REFCLK/SELC
3.3 V fixed 14.318 MHz output. During power-up, pin functions as a latched input that enables SELC prior
to the pin being used for the clock output. Part must be clocked to latch data in.
20
SPREAD
Enables spread spectrum mode when held LOW on differential host outputs and 33 MHz IOCLK clocks.
Asserts LOW.
21
XIN
Crystal input
22
XOUT
Crystal output
26
IREF
This pin controls the reference current for the host pairs. This pin requires a fixed precision resistor tied to
ground in order to establish the correct current.
29, 30
MULTSEL0
MULTSEL1
Select input pin used to control the scaling of the HCLK and HCLKB output current.
44
PWRDWN
Device enters power-down mode when held LOW. Asserts LOW.
48
SEL100/133
Select input pin for enabling 133 MHz or 100 MHz CPU outputs
2, 6, 12,
18, 24, 31,
37, 43
VDD3
3.3 V power supply
5, 9, 15,
21, 28, 34,
40, 47
GND
Ground
25, 46
AVDD
3.3 V power supply for analog circuits
27, 45
AGND
Ground for analog circuits
相关PDF资料 |
PDF描述 |
|---|---|
| PCL245-EG | T-1 3/4 SINGLE COLOR LED, GREEN, 5 mm |
| PCL245-EWY | T-1 3/4 SINGLE COLOR LED, YELLOW, 5 mm |
| PCLT1953-LR/LR | T-1 3/4 SINGLE COLOR LED ARRAY, RED, 4.8 mm |
| PCM1606E | 24-BIT, 192-kHz SAMPLING, 6-CHANNEL, ENHANCED MULTILEVEL, DELTA-SIGMA DIGITAL-TO-ANALOG CONVERTER |
| PCM1737E | 24-Bit, 192kHz Sampling Enhanced Multi-Level, Delta-Sigma, Audio DIGITAL-TO-ANALOG CONVERTER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PCK2022RDGG | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:CK00 100/133 MHz spread spectrum differential system clock generator |
| PCK2023 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:CK408 66/100/133/200 MHz spread spectrum differential system clock generator |
| PCK2023DGG | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:CK408 66/100/133/200 MHz spread spectrum differential system clock generator |
| PCK2023DGG,512 | 制造商:NXP Semiconductors 功能描述:PLL Clock Synthesizer Dual Up to 200MHz 56-Pin TSSOP Tube Tube |
| PCK2023DL | 功能描述:锁相环 - PLL WIT -CHG 112 TO 512 PCK METHOD RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。