参数资料
型号: PCS809NJIURFT
元件分类: 电源管理
英文描述: 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO3
封装: ROHS COMPLIANT, SOT-23, 3 PIN
文件页数: 3/8页
文件大小: 515K
代理商: PCS809NJIURFT
January 2007
PCS809/PCS810
rev 0.2
3-Pin P Voltage Supervisor
3 of 8
Notice: The information in this document is subject to change without notice.
Detailed Description
RESET OUTPUT
P will be activated at a valid reset state. These P
supervisory circuits assert reset to prevent code execution
errors during power-up, power-down, or brownout
conditions.
RESET
is
guaranteed
to
be
a
logic
low
for
V
TH>VCC>0.9V. Once VCC exceeds the reset threshold,
an internal timer keeps RESET low for the reset timeout
period; after this interval, RESET goes high.
If a brownout condition occurs (VCC drops below the reset
threshold), RESET goes low. Any time VCC goes below
the reset threshold, the internal timer resets to zero, and
RESET goes low. The internal timer is activated after VCC
returns above the reset threshold, and RESET remains
low for the reset timeout period.
BENEFITS
OF
HIGHLY
ACCURATE
RESET
THRESHOLD
PCS809/810 with specified voltage as 5V±10% or
3V±10% are ideal for systems using a 5V±5% or 3V±5%
power supply. The reset is guaranteed to assert after the
power supply falls out of regulation, but before power
drops below the minimum specified operating voltage
range of the system ICs. The pre-trimmed thresholds are
reducing the range over which an undesirable reset may
occur.
Application Information
NEGATIVE-GOING VCC TRANSIENTS
In addition to issuing a reset to the P during power-up,
power-down, and brownout conditions, PCS809 series are
relatively resistant to short-duration negative-going VCC
transient.
ENSURING A VALID RESET OUTPUT DOWN TO
VCC=0
When VCC falls below 0.9V, PCS809 RESET output no
longer sinks current; it becomes an open circuit. In this
case, high-impedance CMOS logic inputs connecting to
RESET can drift to undetermined voltages. Therefore,
PCS809/810 with CMOS is perfect for most applications of
VCC below 0.9V. However in applications where RESET
must be valid down to 0V, adding a pull-down resistor to
RESET causes any leakage currents to flow to ground,
holding RESET low.
INTERFACING TO P WITH BIDIRECTIONAL RESET
PINS
The RESET output on the PCS809 is open drain, this
device interfaces easily with Ps that have bidirectional
reset pins. Connecting the P supervisor’s RESET output
directly to the microcontroller’s RESET pin with a single
pull-up resistor allows either device to assert reset.
相关PDF资料
PDF描述
PCS809MIURFT 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO3
PCS809JIURFT 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO3
PCS810TIURF 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO3
PCS810LIURFT 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO3
PCS809NSIURFT 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO3
相关代理商/技术参数
参数描述
PCS809NLIURF 制造商:PULSECORE 制造商全称:PulseCore Semiconductor 功能描述:3-Pin μP Voltage Supervisor
PCS809NMIURF 制造商:PULSECORE 制造商全称:PulseCore Semiconductor 功能描述:3-Pin μP Voltage Supervisor
PCS809NPIURF 制造商:PULSECORE 制造商全称:PulseCore Semiconductor 功能描述:3-Pin μP Voltage Supervisor
PCS809NRIURF 制造商:PULSECORE 制造商全称:PulseCore Semiconductor 功能描述:3-Pin μP Voltage Supervisor
PCS809NSIURF 制造商:PULSECORE 制造商全称:PulseCore Semiconductor 功能描述:3-Pin μP Voltage Supervisor