"#$%&
SBOS207B OCTOBER 2001 REVISED JUNE 2004
ANALOG INPUTS AND
OUTPUTS
The PGA2310 includes two independent channels,
referred to as the left and right channels. Each channel has
a corresponding input and output pin. The input and output
pins are unbalanced, or referenced to analog ground
(either AGNDR or AGNDL). The inputs are named V
IN
R
(pin 9) and V
IN
L (pin 16), while the outputs are named
V
OUT
R (pin 11) and V
OUT
L (pin 14).
www.ti.com
7
GENERAL DESCRIPTION
The PGA2310 is a stereo audio volume control. It may be
used in a wide array of professional and consumer audio
equipment. The PGA2310 is fabricated in a mixed-signal
BiCMOS process, as to take advantage of the superior
analog characteristics for which it offers.
The heart of the PGA2310 is a resistor network, an analog
switch array, and a high-performance bipolar op amp
stage. The switches are used to select taps in the resistor
network that, in turn, determine the gain of the amplifier
stage. Switch selections are programmed using a serial
control port. The serial port allows connection to a wide
variety of host controllers. Figure 1 shows a functional
block diagram of the PGA2310.
POWER-UP STATE
On power up, all internal flip-flops are reset. The gain byte
value for both the left and right channels are set to 00
HEX
,
or mute condition. The gain will remain at this setting until
the host controller programs new settings for each channel
via the serial control port.
The input and output pins may swing within 1.5V of the
analog power supplies, V
A
+ (pin 12) and V
A
(pin 13).
Given V
A
+ = +15V and V
A
= 15V, the maximum input or
output voltage range is 27V
PP
.
It is important to drive the PGA2310 with a low source
impedance. If a source impedance of greater than 600
is
used, the distortion performance of the PGA2310 will
begin to degrade.
MUX
Serial
Control
Port
MUX
ZCEN
CS
SCLK
SDI
SDO
MUTE
V
OUT
R
V
OUT
L
V
IN
L
AGNDL
AGNDR
V
IN
R
V
A
+V
A
V
D
+ DGND
12
13
4
5
11
7
3
6
2
1
8
14
16
15
10
9
8
8
8
8
Figure 1. PGA2310 Block Diagram