PI5C3301
Single Bit Bus Switch
3
PS8366D 01/11/01
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI5C3301
V
CC
= 5V ± 10%
Min.
V
CC
= 4V
Min.
Parameters Description
Conditions
(1)
Max.
Max.
Units
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
Propagation Delay
(2,3)
A to B, B to A
Bus Enable Time
0.25
0.25
C
L
= 50pF
R
L
= 500
1.0
4.9
5.5
ns
Bus Disable Time
1
4.2
4.5
Switching Characteristics over Operating Range
Notes:
1. See test circuit and waveforms.
2. This parameter is guaranteed but not tested on Propagation Delays.
3. The bus switch contributes no propagational delay other than the RC delay of the ON resistance of the switch
and the load capacitance. The time constant for the switch alone is of the order of 0.25ns for 50pF load. Since
this time constant is much smaller than the rise/fall times of typical driving signals, it adds very little
propagational delay to the system. Propagational delay of the bus switch when used in a system is determined
by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.
Pericom Semiconductor Corporation
2380 Bering Drive San Jose, CA 95131 1-800-435-2336 Fax (408) 435-1100 http://www.pericom.com
Power Supply Characteristics
Parameters Description
Test Conditions
(1)
Min.
Typ.
(2)
Max.
Units
I
CC
I
CC
Quiescent Power Supply Current
V
CC
= Max.
V
CC
= Max.
V
IN
= GND or V
CC
V
IN
= 3.4V
(3)
0.1
3.0
μA
Supply Current per Input @ TTL HIGH
2.5
mA
Notes:
1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device.
2. Typical values are at V
CC
= 5.0V, +25°C ambient.
3. Per TTL driven input (V
IN
= 3.4V, control inputs only); A and B pins do not contribute to I
CC
.
4. This current applies to the control inputs only and represent the current required to switch internal capacitance at the
specified frequency. The A and B inputs generate no significant AC or DC currents as they transition. This parameter
is not tested, but is guaranteed by design.
t
a
P
e
g
a
k
c
a
P
-
n
e
u
e
p
m
e
T
X
T
1
0
3
3
C
5
)
(
3
2
T
O
S
-
5
C
o
8
+
o
C
o
4
–
X
C
1
0
3
3
C
5
)
C
(
0
7
C
S
-
5
Ordering Information