- 您现在的位置：买卖IC网 > PDF目录365358 > PI6C105 (Pericom Semiconductor Corp.) Precision Clock Synthesizer for Mobile PCs PDF资料下载
参数资料
| 型号： | PI6C105 |
| 厂商： | Pericom Semiconductor Corp. |
| 英文描述： | Precision Clock Synthesizer for Mobile PCs |
| 中文描述： | 精密时钟合成器移动PC |
| 文件页数： | 7/15页 |
| 文件大小： | 612K |
| 代理商： | PI6C105 |
254
PS8316 03/15/99
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI6C105
Precision Clock Synthesizer for Mobile PCs
Notes:
1. All timing is referenced to the CPUCLK.
2. PCI_STOP# signal is an input signal which must be made synchronous to PCI_F output.
3
Internal means inside the chip.
4. All other clocks continiue to run undisturbed.
5. PWR_DWN# CPU_STOP# are shown in a high state.
6. Diagrams shown with respect to 66 MHz. Similar operation as CPU = 100 MHz.
PCI_STOP# is an input signal used to turn off the PCI clocks for low power operation. PCI clocks are stopped in the low state and started
with a guaranteed full high pulse width. There is ONLY one rising edge of external PCICLK after the clock control logic.
PCI_STOP# Timing Diagram
CPUCLK
(Internal)
PCICLK
(Internal)
PCICLK_F
(Free-running)
CPU_STOP#
PCI_STOP#
PWR_DWN#
PCICLK
(External)
CPUCLK
(Internal)
CPUCLK
(Internal)
PCICLK_F
(Free-running)
CPU_STOP#
PCI_STOP#
PWR_DWN#
CPUCLK
(External)
CPU_STOP#, which is an input signal used to turn off the CPU
clocks for low power operation, is asserted asynchronously by the
external clock control logic with the rising edge of the free running
PCI clock and is internally synchronized to the external PCICLK_F
output. All other clocks continue to run while the CPU clocks are
disabled. The CPU clocks are always stopped in a low state and
started guaranteeing that the high pulse width is a full pulse. CPU
clock on latency is 2 or 3 CPU clocks while the CPU clock off
latency is 2 or 3 CPU clocks.
CPU_STOP# Timing Diagram
Notes:
1. All timing is referenced to the CPUCLK.
2. The Internal label means inside the chip and is a reference only. This in fact may not be the way that the
control is designed.
3
CPU_STOP# is an input signal that must be made synchronous to the free running PCI_F.
4. ON/OFF latency shown in the diagram is 2 CPU clocks.
5. All other clocks continue to run undisturbed.
6. PWR_DWN# PCI_STOP# are shown in a high state.
7. Diagrams shown with respect to 66 MHz. Similar operation as CPU = 100 MHz.
相关PDF资料 |
PDF描述 |
|---|---|
| PI6C10804 | 1.8V/2.5V, 250MHz, 1:4 Networking Clock Buffer |
| PI6C10804WE | 1.8V/2.5V, 250MHz, 1:4 Networking Clock Buffer |
| PI6C10806 | 1.8V/2.5V, 250MHz, Low Skew 1:6 Crystal to LVCMOS Clock Buffer |
| PI6C185-00 | Precision 1-7 Clock Buffer |
| PI6C185-01L | Precision 1-5 Clock Buffer |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PI6C105H | 制造商:PERICOM 制造商全称:Pericom Semiconductor Corporation 功能描述:Precision Clock Synthesizer for Mobile PCs |
| PI6C106 | 制造商:PERICOM 制造商全称:Pericom Semiconductor Corporation 功能描述:Pentium/Pro System Clock Chip |
| PI6C106-H | 制造商:未知厂家 制造商全称:未知厂家 功能描述:CPU System Clock Generator |
| PI6C10804 | 制造商:PERICOM 制造商全称:Pericom Semiconductor Corporation 功能描述:1.8V/2.5V, 250MHz, 1:4 Networking Clock Buffer |
| PI6C10804WE | 功能描述:时钟缓冲器 Ntwrkng 时钟缓冲器 1.8V/2.5V 250MHz RoHS:否 制造商:Texas Instruments 输出端数量:5 最大输入频率:40 MHz 传播延迟（最大值）: 电源电压-最大:3.45 V 电源电压-最小:2.375 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LLP-24 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。