参数资料
| 型号： | PI74AVC+16836AE |
| 厂商： | Pericom |
| 文件页数： | 1/10页 |
| 文件大小： | 0K |
| 描述： | IC UNIV BUS DVR 20BIT 56TSSOP |
| 标准包装： | 35 |
| 系列： | 74AVC+ |
| 逻辑类型： | 通用总线驱动器 |
| 电路数： | 20 位 |
| 输出电流高，低： | 24mA，24mA |
| 电源电压： | 1.65 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 56-TFSOP（0.240"，6.10mm 宽） |
| 供应商设备封装： | 56-TSSOP |
| 包装： | 管件 |
1
PS8511E
10/17/08
1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345
PI74AVC+16836
2.5V 20-Bit Universal Bus
Driver with 3-State Outputs
Block Diagram
Features
PI74AVC
+16836 is designed for low-voltage operation,
VCC = 1.65V to 3.6V
True ±24mA Balanced Drive @ 3.3V
IOFF supports partial power-down operation
3.6V I/O Tolerant inputs and outputs
Meets PC133 SDRAM Registered DIMM Specifications
All outputs contain a patented DDC
(Dynamic Drive Control) circuit that reduces noise without
degrading propagation delay
Industrial operation: –40°C to +85°C
Packaging (Pb-free & Green available):
– 56-pin 240-mil wide plastic TSSOP (A)
Description
Pericom Semiconductor’s 20-bit PI74AVC+16836 universal bus
driver is designed for 1.65V to 3.6V VCC operation.
Data flow from A to Y is controlled by the Output Enable (OE) input.
The device operates in the transparent mode when the latch-enable
(LE) input is LOW. When LE is HIGH, the A data is latched if the
clock (CLK) input is held at a high or low logic level. If LE is HIGH,
the A data is stored in the latch/flip-flop on the low-to-high
transition of CLK. When OE is HIGH, the outputs are in the high-
impedance state, but all the inputs are enabled and data is capable
of being stored in the register.
To ensure the high-impedance state during power up or power
down, OE should be tied to VCC through a pullup resistor; the
minimum value of the resistor is determined by the current-sinking
capability of the driver.
OE
CLK
LE
A1
1
56
29
55
1D
CLK
C1
Y1
2
V
TO 19 OTHER CHANNELS
08-0291
相关PDF资料 |
PDF描述 |
|---|---|
| 74LCX16501MTD | TXRX 18BIT UNIV BUS LV 56TSSOP |
| 74LCX16500MTD | TXRX 18BIT UNIV BUS LV 56TSSOP |
| OSTTS07315B | TERM BLOCK PLUG 3.81MM 7POS |
| ED130/6DS | TERMINAL BLOCK 5MM 6POS |
| 691361100004 | TERM BLOCK PLUG 4POS VERT 3.5MM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PI74FCT132ATW | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Quad 2-input NAND Gate |
| PI74FCT132CTW | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Quad 2-input NAND Gate |
| PI74FCT132DTW | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Quad 2-input NAND Gate |
| PI74FCT132DTW9 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Pericom Semiconductor Corporation 功能描述: |
| PI74FCT132T | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Logic | Quad 2-Input NAND Schmitt-Trigger |
发布紧急采购，3分钟左右您将得到回复。