收藏本站
参数资料
型号： PI7C8150MA
厂商： Pericom Semiconductor Corp.
英文描述： 2-Port PCI-to-PCI Bridge
中文描述： 2端口PCI至PCI桥
文件页数： 15/106页
文件大小： 904K
代理商： PI7C8150MA
PI7C8150
2-PORT PCI-TO-PCI BRIDGE
ADVANCE INFORMATION
5
August 22, 2002 – Revision 1.02
Name
S_PERR_L
Pin #
171
Type
STS
Description
Secondary Parity Error (Active LOW):
Asserted
when a data parity error is detected for data received on
the secondary interface. Before being tri-stated, it is
driven to a de-asserted state for one cycle.
Secondary System Error (Active LOW):
Can be
driven LOW by any device to indicate a system error
condition.
Secondary Request (Active LOW):
This is asserted by
an external device to indicate that it wants to start a
transaction on the secondary bus. The input is externally
pulled up through a resistor to VDD.
Secondary Grant (Active LOW):
PI7C8150 asserts this
pin to access the secondary bus. PI7C8150 de-asserts
this pin for at least 2 PCI clock cycles before asserting it
again. During idle and S_GNT_L asserted, PI7C8150
will drive S_AD, S_CBE, and S_PAR.
Secondary RESET (Active LOW):
Asserted when any
of the following conditions are met:
1.
Signal P_RESET_L is asserted.
2.
Secondary reset bit in bridge control register in
configuration space is set.
When asserted, all control signals are tri-stated and
zeroes are driven on S_AD, S_CBE, and S_PAR.
Secondary Interface 66MHz Operation:
This input is
used to specify if PI7C8150 is running at 66MHz on the
secondary side. When HIGH, the Secondary bus may
run at 66MHz. When LOW, the Secondary bus may
only run at 33MHz.
If P_M66EN is pulled LOW, the S_M66EN is driven
also driven LOW.
Secondary Bus Central Function Control Pin:
When
tied LOW, it enables the internal arbiter. When tied
HIGH, an external arbiter must be used. S_REQ_L[0] is
reconfigured to be the secondary bus grant input, and
S_GNT_L[0] is reconfigured to be the secondary bus
request output.
S_SERR_L
169
I
S_REQ_L[8:0]
9, 8, 7, 6, 5, 4, 3,
2, 207
I
S_GNT_L[8:0]
19, 18, 17, 16, 15,
14, 13, 11, 10
TS
S_RESET_L
22
O
S_M66EN
153
I/OD
S_CFN_L
23
I
2.2.3
CLOCK SIGNALS
Name
P_CLK
Pin #
45
Type
I
Description
Primary Clock Input:
Provides timing for all
transactions on the primary interface.
Secondary Clock Input:
Provides timing for all
transactions on the secondary interface.
Secondary Clock Output:
Provides secondary clocks
phase synchronous with the P_CLK.
S_CLKIN
21
I
S_CLKOUT[9:0]
42, 41, 39, 38, 36,
35, 33, 32, 30, 29
O
When these clocks are used, one of the clock outputs
must be fed back to S_CLKIN. Unused outputs may be
disabled by:
1. Writing the secondary clock disable bits in the
configuration space
2. Using the serial disable mask using the GPIO pins and
MSK_IN
3. Terminating them electrically.
2.2.4
MISCELLANEOUS SIGNALS
Name
Pin #
Type
Description
相关PDF资料
PDF描述
PI7C8150ND 2-Port PCI-to-PCI Bridge
PI90LV01 SOTiny LVDS High-Speed Differential Line Driver
PI90LVB01 SOTiny LVDS High-Speed Differential Line Driver
PI90LV022 KPSE 5C 5#16 SKT PLUG
PI90LVB022 LVDS Mux/Repeater
相关代理商/技术参数
参数描述
PI7C8150MA-33 制造商:PERICOM SEMICONDUCTOR 功能描述:
PI7C8150ND 制造商:Pericom Semiconductor Corporation 功能描述:PCI-to-PCI Bridge 256-Pin BGA 制造商:Pericom Semiconductor Corporation 功能描述:PCI to PCI Bridge 256-Pin BGA
PI7C8150ND-33 制造商:Pericom Semiconductor Corporation 功能描述:PCI-to-PCI Bridge 256-Pin BGA 制造商:Pericom Semiconductor Corporation 功能描述:PCI to PCI Bridge 256-Pin BGA 制造商:Pericom Semiconductor Corporation 功能描述:PCI BUS CONTROLLER, PBGA256
PI7C8152 制造商:PERICOM 制造商全称:Pericom Semiconductor Corporation 功能描述:ENHANCED 2- PORT TO PCI BRIDGE INTEL 21152 COMPORISON
PI7C8152A 制造商:PERICOM 制造商全称:Pericom Semiconductor Corporation 功能描述:2-Port PCI-to-PCI Bridge
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*