- 您现在的位置：买卖IC网 > PDF目录365364 > PI7C8150ND (Pericom Semiconductor Corp.) 2-Port PCI-to-PCI Bridge PDF资料下载
参数资料
| 型号： | PI7C8150ND |
| 厂商： | Pericom Semiconductor Corp. |
| 英文描述： | 2-Port PCI-to-PCI Bridge |
| 中文描述： | 2端口PCI至PCI桥 |
| 文件页数： | 5/106页 |
| 文件大小： | 904K |
| 代理商： | PI7C8150ND |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页
PI7C8150
2-PORT PCI-TO-PCI BRIDGE
ADVANCE INFORMATION
v
August 22, 2002 – Revision 1.02
4.3
MEMORY ADDRESS DECODING ........................................................................................... 31
4.3.1
MEMORY-MAPPED I/O BASE AND LIMIT ADDRESS REGISTERS
......................... 32
4.3.2
PREFETCHABLE MEMORY BASE AND LIMIT ADDRESS REGISTERS
................. 33
4.4
VGA SUPPORT........................................................................................................................... 34
4.4.1
VGA MODE
......................................................................................................................... 34
4.4.2
VGA SNOOP MODE
........................................................................................................... 34
5
TRANSACTION ORDERING.......................................................................................................... 35
5.1
5.2
5.3
5.4
TRANSACTIONS GOVERNED BY ORDERING RULES ....................................................... 35
GENERAL ORDERING GUIDELINES ..................................................................................... 36
ORDERING RULES.................................................................................................................... 36
DATA SYNCHRONIZATION.................................................................................................... 37
6
ERROR HANDLING......................................................................................................................... 38
6.1
6.2
ADDRESS PARITY ERRORS.................................................................................................... 38
DATA PARITY ERRORS........................................................................................................... 39
6.2.1
CONFIGURATION WRITE TRANSACTIONS TO CONFIGURATION SPACE
.......... 39
6.2.2
READ TRANSACTIONS
.................................................................................................... 39
6.2.3
DELAYED WRITE TRANSACTIONS
............................................................................... 40
6.2.4
POSTED WRITE TRANSACTIONS
.................................................................................. 43
6.3
DATA PARITY ERROR REPORTING SUMMARY................................................................. 44
6.4
SYSTEM ERROR (SERR#) REPORTING................................................................................. 48
7
EXCLUSIVE ACCESS...................................................................................................................... 49
7.1
7.2
CONCURRENT LOCKS............................................................................................................. 49
ACQUIRING EXCLUSIVE ACCESS ACROSS PI7C8150....................................................... 49
7.2.1
LOCKED TRANSACTIONS IN DOWNSTREAM DIRECTION
..................................... 49
7.2.2
LOCKED TRANSACTION IN UPSTREAM DIRECTION
.............................................. 51
7.3
ENDING EXCLUSIVE ACCESS................................................................................................ 51
8
PCI BUS ARBITRATION................................................................................................................. 51
8.1
8.2
PRIMARY PCI BUS ARBITRATION........................................................................................ 52
SECONDARY PCI BUS ARBITRATION.................................................................................. 52
8.2.1
SECONDARY BUS ARBITRATION USING THE INTERNAL ARBITER
.................... 52
8.2.2
PREEMPTION
.................................................................................................................... 54
8.2.3
SECONDARY BUS ARBITRATION USING AN EXTERNAL ARBITER
...................... 54
8.2.4
BUS PARKING
.................................................................................................................... 54
9
CLOCKS............................................................................................................................................. 55
9.1
9.2
PRIMARY CLOCK INPUTS....................................................................................................... 55
SECONDARY CLOCK OUTPUTS ............................................................................................ 55
10
GENERAL PURPOSE I/O INTERFACE.................................................................................... 55
10.1
10.2
10.3
GPIO CONTROL REGISTERS................................................................................................... 55
SECONDARY CLOCK CONTROL............................................................................................ 56
LIVE INSERTION....................................................................................................................... 58
11
PCI POWER MANAGEMENT.................................................................................................... 58
12
RESET............................................................................................................................................. 59
12.1
12.2
12.3
PRIMARY INTERFACE RESET................................................................................................ 59
SECONDARY INTERFACE RESET.......................................................................................... 59
CHIP RESET................................................................................................................................ 60
相关PDF资料 |
PDF描述 |
|---|---|
| PI90LV01 | SOTiny LVDS High-Speed Differential Line Driver |
| PI90LVB01 | SOTiny LVDS High-Speed Differential Line Driver |
| PI90LV022 | KPSE 5C 5#16 SKT PLUG |
| PI90LVB022 | LVDS Mux/Repeater |
| PI90LVB022B | LVDS Mux/Repeater |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PI7C8150ND-33 | 制造商:Pericom Semiconductor Corporation 功能描述:PCI-to-PCI Bridge 256-Pin BGA 制造商:Pericom Semiconductor Corporation 功能描述:PCI to PCI Bridge 256-Pin BGA 制造商:Pericom Semiconductor Corporation 功能描述:PCI BUS CONTROLLER, PBGA256 |
| PI7C8152 | 制造商:PERICOM 制造商全称:Pericom Semiconductor Corporation 功能描述:ENHANCED 2- PORT TO PCI BRIDGE INTEL 21152 COMPORISON |
| PI7C8152A | 制造商:PERICOM 制造商全称:Pericom Semiconductor Corporation 功能描述:2-Port PCI-to-PCI Bridge |
| PI7C8152A_07 | 制造商:PERICOM 制造商全称:Pericom Semiconductor Corporation 功能描述:2-Port PCI-to-PCI Bridge |
| PI7C8152AMA | 制造商:PERICOM 制造商全称:Pericom Semiconductor Corporation 功能描述:2-Port PCI-to-PCI Bridge |
发布紧急采购，3分钟左右您将得到回复。