参数资料
| 型号： | PI7C8154ANAE |
| 厂商： | Pericom |
| 文件页数： | 5/114页 |
| 文件大小： | 0K |
| 描述： | IC PCI-PCI BRIDGE ASYNC 304-PBGA |
| 标准包装： | 27 |
| 系列： | * |
| 应用： | * |
| 接口： | * |
| 电源电压： | * |
| 封装/外壳： | 304-BBGA |
| 供应商设备封装： | 304-PBGA（31x31） |
| 包装： | 管件 |
| 安装类型： | 表面贴装 |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页
PI7C8154A
ASYNCHRONOUS 2-PORT
PCI-to-PCI BRIDGE
Advance Information
Page 102 of 114
DEC 2009 REVISION 1.02
describe the boundary-scan test logic elements: TAP pins, instruction register, test data registers
and TAP controller. Figure 16-1 illustrates how these pieces fit together to form the JTAG unit.
Figure 16-1 TEST ACCESS PORT DIAGRAM
16.1.1
TAP PINS
The PI7C8154A’s TAP pins form a serial port composed of four input connections (TMS, TCK,
TRST# and TDI) and one output connection (TDO). These pins are described in Table 16-1. The
TAP pins provide access to the instruction register and the test data registers.
16.1.2
INSTRUCTION REGISTER
The Instruction Register (IR) holds instruction codes. These codes are shifted in through the Test
Data Input (TDI) pin. The instruction codes are used to select the specific test operation to be
performed and the test data register to be accessed.
The instruction register is a parallel-loadable, master/slave-configured 5-bit wide, serial-shift
register with latched outputs. Data is shifted into and out of the IR serially through the TDI pin
clocked by the rising edge of TCK. The shifted-in instruction becomes active upon latching from
the master stage to the slave stage. At that time the IR outputs along with the TAP finite state
machine outputs are decoded to select and control the test data register selected by that instruction.
Upon latching, all actions caused by any previous instructions terminate.
The instruction determines the test to be performed, the test data register to be accessed, or both.
The IR is two bits wide. When the IR is selected, the most significant bit is connected to TDI, and
the least significant bit is connected to TDO. The value presented on the TDI pin is shifted into the
IR on each rising edge of TCK. The TAP controller captures fixed parallel data (1101 binary).
When a new instruction is shifted in through TDI, the value 1101(binary) is always shifted out
through TDO, least significant bit first. This helps identify instructions in a long chain of serial data
from several devices.
相关PDF资料 |
PDF描述 |
|---|---|
| PI7C8154BNAIE | IC PCI-PCI BRIDGE ASYNC 304-PBGA |
| PI7C9X110BNBE | IC PCIE TO PCI REV BRG 160LFBGA |
| PI7C9X130DNDE | IC PCIE-PCIX BRIDGE 1PORT 256BGA |
| PI7C9X20303SLCFDE | IC PCIE PACKET SWITCH 128LQFP |
| PI7C9X20303ULAZPE | IC PCIE PACKET SWITCH 132TQFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PI7C8154ANAE-33 | 功能描述:外围驱动器与原件 - PCI 64B/66MHz 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
| PI7C8154B | 制造商:PERICOM 制造商全称:Pericom Semiconductor Corporation 功能描述:2 PORT 64 BIT 66MHZ PCI TO PCI BRIDGE |
| PI7C8154BNA | 制造商:Pericom Semiconductor Corporation 功能描述: |
| PI7C8154BNAE | 功能描述:外围驱动器与原件 - PCI 64B/66MHz 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
| PI7C8154BNAE-80 | 功能描述:外围驱动器与原件 - PCI 64B/66MHz 2 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。