- 您现在的位置：买卖IC网 > PDF目录365365 > PI90LV14 (Pericom Semiconductor Corp.) 1:5 Clock Distribution PDF资料下载
参数资料
| 型号： | PI90LV14 |
| 厂商： | Pericom Semiconductor Corp. |
| 英文描述： | 1:5 Clock Distribution |
| 中文描述： | 1:5时钟分配 |
| 文件页数： | 1/6页 |
| 文件大小： | 121K |
| 代理商： | PI90LV14 |
1
PS8538 04/25/01
PI90LV14 Block Diagram
Features
Meets and Exceeds the Requirements of ANSI
TIA/EIA-644-1995
Designed for clocking rates up to 320MHz
Operates from a single 3.3V Supply
Low Voltage Differential Signaling (LVDS) with Output
Voltages of ±350mV into a 100
load
Choice between LVDS or TTL clock input
Synchronous Enable/Disable
Clock outputs default LOW when inputs open
Multiplexed clock input
- Internal 300k
pullup resistor on input pins
- CLK and CLK have 110
internal termination (PI90LVT14)
50ps Output-to-Output Skew
475ps typical propagation delay
Bus Pins are high impedance when disabled or with
V
CC
less than 1.5V
TTL inputs are 5V Tolerant
Power Dissipation at 400Mbits/s of 150mW
Function compatible to Motorola (PECL)
MC100EL14 and Micrel/Synergy (PECL)
SY100EL14V
>9kV ESD Protection
20-pin TSSOP (L) and QSOP (Q) packages
Description
The PI90LV14 implements low voltage differential signaling (LVDS)
to achieve clocking rates as high as 320MHz with low skew.
The PI90LV14 is a low-skew 1:5 clock distribution chip which
incorporates multiplexed clock inputs to allow for distribution of a
lower-speed, single-ended clock or a high-speed system clock.
When LOWthe SEL pin will select the differential clock input.
The common enable (EN) is synchronous so that the outputs will
only be enabled/disabled when they are already in the LOW state.
This avoids any chance of generating a runt clock pulse when the
device is enabled/disabled as can happen with an asynchronous
control. Because the internal flip-flop is clocked on the falling edge
of the input clock, all associated specification limits are referenced
to the negative edge of the clock input.
The intended application of these devices and signaling technique
is for high-speed clock distribution between boards.
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
n
n
o
u
F
K
L
C
,
K
L
C
s
p
O
k
c
o
C
l
e
D
K
L
C
S
t
p
n
k
c
o
C
L
T
T
V
L
N
E
e
a
E
s
o
n
o
c
y
S
L
E
S
t
p
n
t
S
k
c
o
C
5
K
L
C
±
T
U
O
s
p
n
k
c
o
C
l
e
D
Pin Descriptions
K
L
C
K
L
C
S
L
E
S
*
N
E
+
T
U
O
K
L
C
L
X
L
L
L
H
X
L
L
H
X
L
H
L
L
X
H
H
L
H
↓
↓
X
H
*
Z
Function Table
* On next negative transition of CLK, or SCLK
EN
CLK
GND
SEL
GND
CLK
SCLK
GND
V
CC
V
CC
12
11
13
14
15
16
19
20
17
18
CLK5
OUT–
CLK5
OUT+
10
9
CLK4
OUT–
CLK4
OUT+
8
7
CLK3
OUT–
CLK3
OUT+
6
5
CLK2
OUT–
CLK2
OUT+
4
3
CLK1
OUT–
CLK1
OUT+
2
1
D
Q
V
1
0
110
PI90LVT14
Only
相关PDF资料 |
PDF描述 |
|---|---|
| PI90LV14L | 1:5 Clock Distribution |
| PI90LV14Q | 1:5 Clock Distribution |
| PI90LVT14 | 1:5 Clock Distribution |
| PI90LVT14L | 1:5 Clock Distribution |
| PI90LVT14Q | 1:5 Clock Distribution |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PI90LV14L | 制造商:PERICOM 制造商全称:Pericom Semiconductor Corporation 功能描述:1:5 Clock Distribution |
| PI90LV14LE | 功能描述:时钟驱动器及分配 1:5 LVDS Clock Distribution RoHS:否 制造商:Micrel 乘法/除法因子:1:4 输出类型:Differential 最大输出频率:4.2 GHz 电源电压-最大: 电源电压-最小:5 V 最大工作温度:+ 85 C 封装 / 箱体:SOIC-8 封装:Reel |
| PI90LV14LEX | 功能描述:时钟驱动器及分配 1:5 LVDS Clock Distribution RoHS:否 制造商:Micrel 乘法/除法因子:1:4 输出类型:Differential 最大输出频率:4.2 GHz 电源电压-最大: 电源电压-最小:5 V 最大工作温度:+ 85 C 封装 / 箱体:SOIC-8 封装:Reel |
| PI90LV14Q | 制造商:PERICOM 制造商全称:Pericom Semiconductor Corporation 功能描述:1:5 Clock Distribution |
| PI90LV14QE | 功能描述:时钟驱动器及分配 1:5 LVDS Clock Distribution RoHS:否 制造商:Micrel 乘法/除法因子:1:4 输出类型:Differential 最大输出频率:4.2 GHz 电源电压-最大: 电源电压-最小:5 V 最大工作温度:+ 85 C 封装 / 箱体:SOIC-8 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。