- 您现在的位置：买卖IC网 > PDF目录11270 > PIC12C508A/JW (Microchip Technology)IC MCU EPROM 512X12 8CDIP PDF资料下载
参数资料
| 型号： | PIC12C508A/JW |
| 厂商： | Microchip Technology |
| 文件页数： | 29/113页 |
| 文件大小： | 0K |
| 描述： | IC MCU EPROM 512X12 8CDIP |
| 标准包装： | 56 |
| 系列： | PIC® 12C |
| 核心处理器： | PIC |
| 芯体尺寸： | 8-位 |
| 速度： | 4MHz |
| 外围设备： | POR，WDT |
| 输入/输出数： | 5 |
| 程序存储器容量： | 768B（512 x 12） |
| 程序存储器类型： | EPROM，UV |
| RAM 容量： | 25 x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 3 V ~ 5.5 V |
| 振荡器型： | 内部 |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 8-CDIP（0.300"，7.62mm）窗口 |
| 包装： | 管件 |
| 配用： | ISPICR1-ND - ADAPTER IN-CIRCUIT PROGRAMMING DVMCPA-ND - KIT DVR BOARD EVAL SYSTEM MXDEV1 DVA12XP080-ND - ADAPTER DEVICE FOR MPLAB-ICE AC124001-ND - MODULE SKT PROMATEII 8DIP/SOIC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页当前第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页
PIC12C5XX
DS40139E-page 22
1999 Microchip Technology Inc.
TABLE 5-1:
SUMMARY OF PORT REGISTERS
Address
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Value on
Power-On
Reset
Value on
All Other Resets
N/A
TRIS
—
--11 1111
N/A
OPTION
GPWU
GPPU
T0CS
T0SE
PSA
PS2
PS1
PS0
1111 1111
03H
STATUS
GPWUF
—
PAO
TO
PD
Z
DC
C
0001 1xxx
q00q quuu
(1)
06h
GPIO
(PIC12C508/
PIC12C509/
PIC12C508A/
PIC12C509A/
PIC12CR509A)
—
GP5
GP4
GP3
GP2
GP1
GP0
--xx xxxx
--uu uuuu
06h
GPIO
(PIC12CE518/
PIC12CE519)
SCL
SDA
GP5
GP4
GP3
GP2
GP1
GP0
11xx xxxx
11uu uuuu
Legend: Shaded cells not used by Port Registers, read as ‘0’, — = unimplemented, read as '0', x = unknown, u = unchanged,
q = see tables in Section 8.7 for possible values.
Note 1:
If reset was due to wake-up on change, then bit 7 = 1. All other resets will cause bit 7 = 0.
5.4
I/O Programming Considerations
5.4.1
BI-DIRECTIONAL I/O PORTS
Some instructions operate internally as read followed
by write operations. The BCF and BSF instructions, for
example, read the entire port into the CPU, execute
the bit operation and re-write the result. Caution must
be used when these instructions are applied to a port
where one or more pins are used as input/outputs. For
example, a BSF operation on bit5 of GPIO will cause
all eight bits of GPIO to be read into the CPU, bit5 to
be set and the GPIO value to be written to the output
latches. If another bit of GPIO is used as a bi-
directional I/O pin (say bit0) and it is defined as an
input at this time, the input signal present on the pin
itself would be read into the CPU and rewritten to the
data latch of this particular pin, overwriting the
previous content. As long as the pin stays in the input
mode, no problem occurs. However, if bit0 is switched
into output mode later on, the content of the data latch
may now be unknown.
Example 5-1 shows the effect of two sequential read-
modify-write instructions (e.g., BCF, BSF, etc.) on an
I/O port.
A pin actively outputting a high or a low should not be
driven from external devices at the same time in order
to change the level on this pin (“wired-or”, “wired-
and”). The resulting high output currents may damage
the chip.
EXAMPLE 5-1:
READ-MODIFY-WRITE
INSTRUCTIONS ON AN
I/O PORT
;Initial GPIO Settings
; GPIO<5:3> Inputs
; GPIO<2:0> Outputs
;
GPIO latch
GPIO pins
;
----------
BCF
GPIO, 5
;--01 -ppp
--11 pppp
BCF
GPIO, 4
;--10 -ppp
--11 pppp
MOVLW 007h
;
TRIS
GPIO
;--10 -ppp
--11 pppp
;
;Note that the user may have expected the pin
;values to be --00 pppp. The 2nd BCF caused
;GP5 to be latched as the pin value (High).
5.4.2
SUCCESSIVE OPERATIONS ON I/O
PORTS
The actual write to an I/O port happens at the end of
an instruction cycle, whereas for reading, the data
must be valid at the beginning of the instruction cycle
(Figure 5-2). Therefore, care must be exercised if a
write followed by a read operation is carried out on the
same I/O port. The sequence of instructions should
allow the pin voltage to stabilize (load dependent)
before the next instruction, which causes that file to be
read into the CPU, is executed. Otherwise, the
previous state of that pin may be read into the CPU
rather than the new state. When in doubt, it is better to
separate these instructions with a NOP or another
instruction not accessing this I/O port.
相关PDF资料 |
PDF描述 |
|---|---|
| VE-2VM-IX-F2 | CONVERTER MOD DC/DC 10V 75W |
| PIC18F6722-E/PT | IC PIC MCU FLASH 64KX16 64TQFP |
| PIC18LF4553-I/ML | IC PIC MCU FLASH 16KX16 44QFN |
| VE-2VL-IX-F4 | CONVERTER MOD DC/DC 28V 75W |
| DSPIC33FJ64MC710A-I/PT | IC DSPIC MCU/DSP 64K 100-TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PIC12C508AT | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:8-Pin, 8-Bit CMOS Microcontrollers |
| PIC12C508AT-04/EJW | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:8-Pin, 8-Bit CMOS Microcontrollers |
| PIC12C508AT-04/EP | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:8-Pin, 8-Bit CMOS Microcontrollers |
| PIC12C508AT-04/ESM | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:8-Pin, 8-Bit CMOS Microcontrollers |
| PIC12C508AT-04/ESN | 制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:8-Pin, 8-Bit CMOS Microcontrollers |
发布紧急采购，3分钟左右您将得到回复。